Alternatives and similar repositories for F03x

Users that are interested in F03x are comparing it to the libraries listed below

• klessydra / T03x
  A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆18Updated 3 months ago
• zxmarcos / riscado-v
  RISCV implementation in Verilog (RV32I spec)
  ☆16Updated 4 years ago
• atthecodeface / cdl_hardware
  CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
  ☆16Updated 5 years ago
• Saanlima / RISC5Verilog_psram
  ☆15Updated 4 years ago
• klessydra / T02x
  A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆23Updated last year
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆45Updated last year
• ghent360 / riscvOnColorlight-5A-75B
  RISC-V soft core running on Colorlight 5B-74B.
  ☆34Updated 4 years ago
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆88Updated 6 years ago
• SonalPinto / kronos
  Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
  ☆75Updated 2 years ago
• trabucayre / litexOnColorlightLab004
  basic example of litex on colorLight 5A-75B based on fpga_101/lab004
  ☆34Updated 2 years ago
• silicon-vlsi / VLSI-2024
  Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.
  ☆10Updated 2 years ago
• sagepublishing / Bernauer-DQTAwR-draft-chapters-2019
  ☆11Updated 5 years ago
• sagepublishing / Hogan-FSStDS-draft-chapters-2019
  ☆11Updated 5 years ago
• demoscene-source-archive / okiedokie
  "Okiedokie" by Soopadoopa
  ☆13Updated 5 years ago
• thepureinx000 / crowdmeeting
  ☆10Updated 6 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆95Updated 7 months ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆77Updated 3 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• marcelorl / tastin-front
  App to find restaurants around and write reviews
  ☆13Updated 6 years ago
• atkindel / css_activities
  Solutions to activities for SOC 596: Computational Social Science.
  ☆14Updated 8 years ago
• iDoka / awesome-fpga-boards
  Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…
  ☆95Updated 4 years ago
• sschauss / css
  Computational Social Science Project SoSe 2018
  ☆15Updated 7 years ago
• chandrasg / lexica
  Ongoing list of useful lexica from Computational Social Science
  ☆14Updated 4 years ago
• AlSaqr-platform / he-soc
  ☆32Updated 2 weeks ago
• HerTeoh / computational_social_science
  Snippets of code, mini-projects, and assignments from my Computational Social Science tutorial
  ☆21Updated 6 years ago
• excess-demogroup / amoeba
  Amoeba by Excess
  ☆17Updated 3 years ago
• maczokni / r-socialsci
  Lesson on R for social scientists.
  ☆16Updated 6 years ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆105Updated 2 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• yudwig / next-redux-todo
  A sample implementation for todo-app using next.js, redux and typescript.
  ☆14Updated 4 years ago