Alternatives and similar repositories for F03x

Users that are interested in F03x are comparing it to the libraries listed below

• zxmarcos / riscado-v
  RISCV implementation in Verilog (RV32I spec)
  ☆17Updated 2 months ago
• klessydra / T03x
  A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆19Updated 6 months ago
• atthecodeface / cdl_hardware
  CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc
  ☆17Updated 5 years ago
• klessydra / T02x
  A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆24Updated last year
• Saanlima / RISC5Verilog_psram
  ☆16Updated 5 years ago
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆45Updated last year
• ghent360 / riscvOnColorlight-5A-75B
  RISC-V soft core running on Colorlight 5B-74B.
  ☆40Updated 4 years ago
• ninjadev / si
  Flat Shade Society - Solskogen 2019 invite
  ☆10Updated 6 years ago
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆91Updated 6 years ago
• SonalPinto / kronos
  Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations
  ☆77Updated 2 years ago
• trabucayre / litexOnColorlightLab004
  basic example of litex on colorLight 5A-75B based on fpga_101/lab004
  ☆37Updated 3 years ago
• demoscene-source-archive / okiedokie
  "Okiedokie" by Soopadoopa
  ☆15Updated 5 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆56Updated 7 years ago
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆97Updated 10 months ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆79Updated 3 years ago
• thepureinx000 / crowdmeeting
  ☆13Updated 7 years ago
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆160Updated 7 years ago
• silicon-vlsi / VLSI-2024
  Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.
  ☆11Updated 2 years ago
• armak / Hydrokinetics
  The winning Assembly Summer 2015 4k intro by Prismbeings.
  ☆22Updated 9 years ago
• sagepublishing / Bernauer-DQTAwR-draft-chapters-2019
  ☆11Updated 6 years ago
• sagepublishing / Hogan-FSStDS-draft-chapters-2019
  ☆11Updated 6 years ago
• BrosnanYuen / tt07-Neuromorphic-ASIC-with-96-Neurons
  Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7
  ☆11Updated last year
• excess-demogroup / amoeba
  Amoeba by Excess
  ☆18Updated 3 years ago
• AlSaqr-platform / he-soc
  ☆32Updated last week
• in4k / crawlspace
  1k by ferris and decypher
  ☆11Updated 5 years ago
• kumilange / live-jazz-tokyo
  🎷 The easiest way to find local Jazz events around your area in Tokyo!
  ☆16Updated 6 years ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆106Updated 2 months ago
• marcelorl / tastin-front
  App to find restaurants around and write reviews
  ☆16Updated 6 years ago
• DiegoRosales / VHDL_Modules
  VHDL Modules
  ☆24Updated 10 years ago
• theblacklotus / 4edges
  Source for the PlayStation 2 demo "4 Edges" by The Black Lotus
  ☆11Updated 9 years ago