klessydra / F03x
A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance
☆16Updated 8 months ago
Alternatives and similar repositories for F03x
Users that are interested in F03x are comparing it to the libraries listed below
Sorting:
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆18Updated 5 months ago
- RISCV implementation in Verilog (RV32I spec)☆18Updated 4 years ago
- ☆16Updated 4 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆26Updated 8 months ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆18Updated 5 years ago
- RISC5Verilog for Pipistrello using lpddr memory☆14Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆48Updated 8 months ago
- RISC-V soft core running on Colorlight 5B-74B.☆31Updated 4 years ago
- ☆12Updated 5 years ago
- ☆12Updated 5 years ago
- "Okiedokie" by Soopadoopa☆15Updated 4 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆34Updated 2 years ago
- 🎷 The easiest way to find local Jazz events around your area in Tokyo!☆12Updated 6 years ago
- ☆10Updated 6 years ago
- Multi-Probe SWR/PWR Meter with Icom Tuner handling for Yaesu Rigs☆11Updated 7 years ago
- Carrito (Spanish for Small car) a home brewed arduino controled car.☆11Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆89Updated 5 years ago
- Snippets of code, mini-projects, and assignments from my Computational Social Science tutorial☆21Updated 6 years ago
- Solutions to activities for SOC 596: Computational Social Science.☆14Updated 8 years ago
- Computational Social Science Project SoSe 2018☆15Updated 6 years ago
- Code for Computation for the Social Science Seminar☆16Updated 7 years ago
- A sample implementation for todo-app using next.js, redux and typescript.☆15Updated 3 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆74Updated 2 years ago
- App to find restaurants around and write reviews☆14Updated 6 years ago
- Ongoing list of useful lexica from Computational Social Science☆14Updated 4 years ago
- Material for the Computational Social Science student workshops☆19Updated 12 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆78Updated 2 years ago
- A laboratory for exploring Computational Social Science☆17Updated 10 years ago
- Lesson on R for social scientists.☆17Updated 5 years ago
- MR1 formally verified RISC-V CPU☆55Updated 6 years ago