klessydra / F03x
A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance
☆14Updated 4 months ago
Alternatives and similar repositories for F03x:
Users that are interested in F03x are comparing it to the libraries listed below
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆14Updated last month
- RISCV implementation in Verilog (RV32I spec)☆17Updated 3 years ago
- ☆15Updated 4 years ago
- RISC5Verilog for Pipistrello using lpddr memory☆13Updated 4 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆16Updated 4 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated 4 months ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated 4 months ago
- RISC-V soft core running on Colorlight 5B-74B.☆29Updated 3 years ago
- Multi-Probe SWR/PWR Meter with Icom Tuner handling for Yaesu Rigs☆10Updated 7 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆31Updated 2 years ago
- ☆12Updated 5 years ago
- ☆12Updated 5 years ago
- "Okiedokie" by Soopadoopa☆14Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆84Updated 5 years ago
- 🎷 The easiest way to find local Jazz events around your area in Tokyo!☆11Updated 5 years ago
- Code for Computation for the Social Science Seminar☆16Updated 6 years ago
- Solutions to activities for SOC 596: Computational Social Science.☆14Updated 8 years ago
- Lesson on R for social scientists.☆16Updated 5 years ago
- ☆9Updated 6 years ago
- Computational Social Science Project SoSe 2018☆15Updated 6 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆70Updated last year
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆77Updated 2 years ago
- Ongoing list of useful lexica from Computational Social Science☆14Updated 4 years ago
- Material for the Computational Social Science student workshops☆18Updated 11 years ago
- App to find restaurants around and write reviews☆13Updated 5 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- A sample implementation for todo-app using next.js, redux and typescript.☆13Updated 3 years ago
- A laboratory for exploring Computational Social Science☆17Updated 10 years ago
- ☆14Updated last year