SystemC/C++ library of commonly-used hardware functions and components for HLS.
☆302Sep 2, 2026Updated 2 weeks ago
Alternatives and similar repositories for matchlib
Users that are interested in matchlib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Sep 10, 2026Updated last week
- ☆12Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆307Jun 26, 2026Updated 2 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆319Aug 31, 2026Updated 2 weeks ago
- MatchLib Connections Toolkit - example designs leveraging Connections☆16Sep 10, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Algorithmic C Machine Learning Library☆29Sep 10, 2026Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆424Updated this week
- QEMU libsystemctlm-soc co-simulation demos.☆173Jun 25, 2026Updated 2 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆401Sep 7, 2026Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated last month
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Sep 5, 2026Updated 2 weeks ago
- Next generation CGRA generator☆119Aug 26, 2026Updated 3 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆467Sep 10, 2026Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆53May 20, 2026Updated 3 months ago
- XLS: Accelerated HW Synthesis☆1,898Updated this week
- ☆82Feb 7, 2025Updated last year
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆203Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- SystemC Reference Implementation☆691Sep 8, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Algorithmic C Datatypes☆139Sep 10, 2026Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆296Jun 18, 2026Updated 3 months ago
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 8 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 4 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆192Jan 17, 2024Updated 2 years ago
- Example code for Modern SystemC using Modern C++☆70Nov 14, 2022Updated 3 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆521Jul 26, 2026Updated last month
- A repository for SystemC Learning examples☆73Oct 25, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated 3 weeks ago
- RISC-V SystemC-TLM simulator☆361Feb 20, 2026Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆91Apr 13, 2026Updated 5 months ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆55Mar 24, 2024Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆388Jan 20, 2025Updated last year
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year