NVlabs / matchlibLinks
SystemC/C++ library of commonly-used hardware functions and components for HLS.
☆279Updated 4 months ago
Alternatives and similar repositories for matchlib
Users that are interested in matchlib are comparing it to the libraries listed below
Sorting:
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- PandA-bambu public repository☆278Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆299Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆335Updated this week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 7 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 3 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Network on Chip Simulator☆287Updated last month
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆354Updated 7 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆282Updated 2 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- ☆87Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆241Updated 2 years ago
- Vitis HLS Library for FINN☆205Updated 3 weeks ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago