SystemC/C++ library of commonly-used hardware functions and components for HLS.
☆303Sep 2, 2026Updated last month
Alternatives and similar repositories for matchlib
Users that are interested in matchlib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Oct 13, 2026Updated 2 weeks ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- ☆12Updated this week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆311Jun 26, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Next generation CGRA generator☆119Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆470Sep 10, 2026Updated last month
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆175Jun 25, 2026Updated 4 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆434Updated this week
- A modeling library with virtual components for SystemC and TLM simulators☆206Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Oct 21, 2026Updated last week
- MatchLib Connections Toolkit - example designs leveraging Connections☆17Oct 13, 2026Updated 2 weeks ago
- Algorithmic C Machine Learning Library☆29Oct 13, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆82Feb 7, 2025Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆407Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆345Apr 20, 2024Updated 2 years ago
- SystemC Reference Implementation☆698Sep 8, 2026Updated last month
- Example code for Modern SystemC using Modern C++☆71Nov 14, 2022Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- Algorithmic C Datatypes☆141Oct 13, 2026Updated 2 weeks ago
- XLS: Accelerated HW Synthesis☆1,967Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆300Jun 18, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆91Apr 13, 2026Updated 6 months ago
- RISC-V SystemC-TLM simulator☆362Feb 20, 2026Updated 8 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆53May 20, 2026Updated 5 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆56Mar 24, 2024Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- A header only C++11 library for functional coverage☆35Oct 7, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 4 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- A pre-RTL, power-performance model for fixed-function accelerators☆192Jan 17, 2024Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆56Feb 6, 2020Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆57Jun 30, 2017Updated 9 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆534Jul 26, 2026Updated 3 months ago