NVlabs / matchlibLinks
SystemC/C++ library of commonly-used hardware functions and components for HLS.
☆282Updated 2 weeks ago
Alternatives and similar repositories for matchlib
Users that are interested in matchlib are comparing it to the libraries listed below
Sorting:
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated last week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆328Updated 8 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- PandA-bambu public repository☆282Updated last week
- Network on Chip Simulator☆287Updated 2 months ago
- Build Customized FPGA Implementations for Vivado☆343Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆284Updated last week
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆197Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆267Updated last month
- ☆87Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- Next generation CGRA generator☆114Updated this week
- RISC-V SystemC-TLM simulator☆324Updated 9 months ago
- Modeling Architectural Platform☆206Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year