NVlabs / matchlibLinks
SystemC/C++ library of commonly-used hardware functions and components for HLS.
☆284Updated 2 weeks ago
Alternatives and similar repositories for matchlib
Users that are interested in matchlib are comparing it to the libraries listed below
Sorting:
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated last week
- PandA-bambu public repository☆291Updated 3 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- Build Customized FPGA Implementations for Vivado☆341Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- Network on Chip Simulator☆289Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆217Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- ☆87Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆330Updated 9 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆285Updated last week
- ☆349Updated last month
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year