SystemC/C++ library of commonly-used hardware functions and components for HLS.
☆293Oct 30, 2025Updated 4 months ago
Alternatives and similar repositories for matchlib
Users that are interested in matchlib are comparing it to the libraries listed below
Sorting:
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆269May 21, 2025Updated 9 months ago
- ☆12Feb 20, 2026Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated last week
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆130Feb 19, 2026Updated last week
- Algorithmic C Machine Learning Library☆26Jan 6, 2026Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆404Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated this week
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆338Feb 16, 2026Updated last week
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆51Feb 26, 2025Updated last year
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 6 months ago
- SystemC Reference Implementation☆646Dec 2, 2025Updated 2 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆459Feb 19, 2026Updated last week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- A repository for SystemC Learning examples☆74Oct 25, 2022Updated 3 years ago
- ☆82Feb 7, 2025Updated last year
- A modeling library with virtual components for SystemC and TLM simulators☆180Updated this week
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- MatchLib Connections Toolkit - example designs leveraging Connections☆16Jan 6, 2026Updated last month
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- RISC-V SystemC-TLM simulator☆340Feb 20, 2026Updated last week
- Example code for Modern SystemC using Modern C++☆69Nov 14, 2022Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆239Dec 8, 2022Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- Fast and accurate DRAM power and energy estimation tool☆192Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆185Jan 17, 2024Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 3 years ago