pulp-platform / trace_debuggerLinks
Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.
☆19Updated last year
Alternatives and similar repositories for trace_debugger
Users that are interested in trace_debugger are comparing it to the libraries listed below
Sorting:
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆50Updated last week
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 6 years ago
- RISC-V Nexus Trace TG documentation and reference code☆52Updated 9 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- Simple UVM environment for experimenting with Verilator.☆24Updated 3 weeks ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- ☆90Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- RISC-V processor tracing tools and library☆16Updated last year
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Yet Another RISC-V Implementation☆97Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.