Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.
☆19Mar 13, 2024Updated last year
Alternatives and similar repositories for trace_debugger
Users that are interested in trace_debugger are comparing it to the libraries listed below
Sorting:
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated last year
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- RISC-V Nexus Trace TG documentation and reference code☆57Updated this week
- The RISC-V External Debug Security Specification☆20Feb 20, 2026Updated last week
- This is the repository for the static TrustedFirmware.org website.☆20Feb 20, 2026Updated last week
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Updated this week
- Repository for Hornet RISC-V Core☆19Sep 15, 2022Updated 3 years ago
- Designed a RISC processor with 16 bit instruction set, 4-stage pipeline and a non-pre-emptive interrupt handler. Implemented it in VHDL a…☆19May 30, 2014Updated 11 years ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- This shows a simple ARM bare-metal software implementation for gem5☆19Sep 26, 2021Updated 4 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆28Feb 15, 2022Updated 4 years ago
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- NVDLA modifications for GreenSocs qbox (https://git.greensocs.com/qemu/qbox)☆30Aug 23, 2018Updated 7 years ago
- Qbox☆83Updated this week
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆48Oct 11, 2025Updated 4 months ago
- ☆196Dec 14, 2023Updated 2 years ago
- ☆38Aug 6, 2022Updated 3 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆295Feb 4, 2026Updated 3 weeks ago
- Tools for analyzing and browsing Tarmac instruction traces.☆81Feb 16, 2026Updated last week
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆10Sep 10, 2025Updated 5 months ago
- --DEPRECATED--. Use other top level repository under IntellectualHeaven.☆42Jan 30, 2015Updated 11 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 21, 2026Updated last week
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- Sample Python code that demonstrates how to use the Python client to work with Riak TS (Time Series)☆11Aug 30, 2016Updated 9 years ago
- This github repository hosts the code used within my thesis work and my last publication.☆12Jul 20, 2017Updated 8 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆13Jun 26, 2025Updated 8 months ago
- 基于论文《Do Industries Explain Momentum》对行业动量策略在A股市场的有效性进行探究☆11Jul 19, 2019Updated 6 years ago
- ☆12Jan 21, 2026Updated last month
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 2 weeks ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 21, 2026Updated last week
- ☆13Aug 7, 2025Updated 6 months ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago