PacoReinaCampo / MPSoC-DMAView external linksLinks
Direct Access Memory for MPSoC
☆13Jan 27, 2026Updated 2 weeks ago
Alternatives and similar repositories for MPSoC-DMA
Users that are interested in MPSoC-DMA are comparing it to the libraries listed below
Sorting:
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Feb 9, 2026Updated last week
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆11May 8, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- ☆12Nov 11, 2015Updated 10 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆17Dec 21, 2020Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated 2 weeks ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated 2 weeks ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- IIR Lowpass Filter☆13Jan 12, 2018Updated 8 years ago
- Hardware Description Language Translator☆17Jan 27, 2026Updated 2 weeks ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- ☆18Aug 11, 2022Updated 3 years ago