PacoReinaCampo / MPSoC-DMA
Direct Access Memory for MPSoC
☆12Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for MPSoC-DMA
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated 3 weeks ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- ☆16Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- verification of simple axi-based cache☆17Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- ☆16Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- ☆20Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- RTL code of some arbitration algorithm☆12Updated 5 years ago
- Network on Chip for MPSoC☆25Updated 3 weeks ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆9Updated last year
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆14Updated 4 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆14Updated 4 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 3 months ago
- Generic AXI master stub☆19Updated 10 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- ☆21Updated 3 years ago