pulp-platform / bansheeLinks
☆20Updated last month
Alternatives and similar repositories for banshee
Users that are interested in banshee are comparing it to the libraries listed below
Sorting:
- ☆62Updated this week
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆84Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- The multi-core cluster of a PULP system.☆97Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- 21st century electronic design automation tools, written in Rust.☆30Updated last week
- The specification for the FIRRTL language☆56Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆40Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- A Hardware Pipeline Description Language☆44Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆44Updated 2 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆116Updated this week
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆33Updated 2 months ago
- ☆33Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- CMake based hardware build system☆25Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Simple runtime for Pulp platforms☆48Updated this week
- ☆15Updated 2 years ago
- Next generation CGRA generator☆111Updated last week
- A high-efficiency system-on-chip for floating-point compute workloads.☆35Updated 4 months ago
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago