pulp-platform / bansheeLinks
☆22Updated 4 months ago
Alternatives and similar repositories for banshee
Users that are interested in banshee are comparing it to the libraries listed below
Sorting:
- An energy-efficient RISC-V floating-point compute cluster.☆103Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆109Updated last week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆132Updated this week
- ☆73Updated this week
- ☆54Updated last month
- A Hardware Pipeline Description Language☆45Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆105Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Vector Acceleration IP core for RISC-V*☆183Updated 3 months ago
- The multi-core cluster of a PULP system.☆108Updated this week
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆117Updated last week
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- DASS HLS Compiler☆29Updated last year
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- high-performance RTL simulator☆175Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 10 months ago
- CGRA framework with vectorization support.☆35Updated last week
- The specification for the FIRRTL language☆63Updated last week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 10 months ago
- chipyard in mill :P☆78Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 months ago