PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem with several modifications.
☆20Aug 25, 2026Updated this week
Alternatives and similar repositories for pulp-c910
Users that are interested in pulp-c910 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆39Updated this week
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 5 months ago
- whatever it means☆19Jun 10, 2026Updated 2 months ago
- ☆14Apr 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆48Updated this week
- ☆15Jul 12, 2020Updated 6 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- A DIY esp32 acoustic camera☆41Aug 12, 2026Updated 2 weeks ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆38Oct 23, 2025Updated 10 months ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆20Apr 3, 2026Updated 4 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆16Mar 18, 2025Updated last year
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 7 months ago
- Dual-Core Out-of-Order MIPS CPU Design☆25May 8, 2025Updated last year
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- ☆26Jul 22, 2026Updated last month
- ☆87Apr 22, 2025Updated last year
- FPGA systolic array AI engine☆36Jan 2, 2026Updated 7 months ago
- ☆16Mar 27, 2024Updated 2 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rain: Transiently Leaking Data from Public Clouds Using Old Vulnerabilities☆19Oct 16, 2025Updated 10 months ago
- Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)☆23Jul 19, 2025Updated last year
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Proof-of-concept for the paper "StackWarp: Breaking AMD SEV-SNP Integrity via Deterministic Stack-Pointer Manipulation through the CPU’s …☆100Jan 30, 2026Updated 7 months ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆22Apr 1, 2025Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆327Updated this week
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆33Aug 15, 2025Updated last year
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated 2 weeks ago
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Updated this week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- Automated Vulnerability Detection Framework for Transient Execution Vulnerabilities (IEEE S&P '26)☆36Apr 17, 2026Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13May 29, 2026Updated 3 months ago