PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem with several modifications.
☆15Jun 11, 2025Updated 8 months ago
Alternatives and similar repositories for pulp-c910
Users that are interested in pulp-c910 are comparing it to the libraries listed below
Sorting:
- whatever it means☆15Feb 18, 2026Updated last week
- 基于玄铁openc906，搭建最小化SoC系统☆18Apr 7, 2025Updated 10 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated 11 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆23Nov 11, 2025Updated 3 months ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- A giant Bash script that builds Linux From Scratch☆12Nov 4, 2024Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆122Feb 21, 2026Updated last week
- ☆16Mar 27, 2024Updated last year
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- ☆14Updated this week
- The Millipede NTRIP/RTK caster☆14Updated this week
- Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data☆25Jun 6, 2025Updated 8 months ago
- Wokwi-example how the display is initialised for different boards☆12Mar 13, 2023Updated 2 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆18Feb 11, 2026Updated 2 weeks ago
- ☆20Updated this week
- x2mimic_lab☆33Sep 2, 2025Updated 5 months ago
- Generic Digitizer Framework based on OpenCMW☆12Updated this week
- ☆16Dec 25, 2024Updated last year
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- NT-like operating system☆11Jul 30, 2025Updated 7 months ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Infrastructure for automated refactoring in C++☆19Feb 17, 2026Updated last week
- ☆31Dec 2, 2025Updated 2 months ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆12Sep 15, 2022Updated 3 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 5 months ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆17Feb 20, 2026Updated last week
- This is a Weather CLI application written in Rust☆11Mar 10, 2024Updated last year
- Esp32 code to run deej with just 2 rotary encoders☆13Dec 23, 2024Updated last year
- Edge TPU object detection on Raspberry Pi with Coral USB Accelerator by integrating TensorFlow Lite C++ API and Qt/QML☆10Jun 24, 2019Updated 6 years ago
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- Unitree G1 VR teleoperation☆24Oct 10, 2025Updated 4 months ago