aignacio / axi_dmaLinks
General Purpose AXI Direct Memory Access
☆60Updated last year
Alternatives and similar repositories for axi_dma
Users that are interested in axi_dma are comparing it to the libraries listed below
Sorting:
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- ☆64Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- ☆37Updated 6 years ago
- ☆20Updated 2 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- AXI Interconnect☆53Updated 4 years ago
- AXI4 BFM in Verilog☆34Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- ☆37Updated 4 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- SystemVerilog UVM testbench example☆35Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆27Updated 8 months ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- UART design in SV and verification using UVM and SV☆49Updated 5 years ago
- Simple single-port AXI memory interface☆46Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week