aignacio / axi_dmaLinks
General Purpose AXI Direct Memory Access
☆51Updated last year
Alternatives and similar repositories for axi_dma
Users that are interested in axi_dma are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- ☆55Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 5 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆62Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- This is the repository for the IEEE version of the book☆66Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- ☆20Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- ☆59Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago