aignacio / axi_dma
General Purpose AXI Direct Memory Access
☆44Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for axi_dma
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- ☆16Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- ☆20Updated 5 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- AXI Interconnect☆46Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- ☆26Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆54Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- amba3 apb/axi vip☆45Updated 9 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- SystemVerilog modules and classes commonly used for verification☆44Updated 4 months ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago