aignacio / axi_dmaLinks
General Purpose AXI Direct Memory Access
☆50Updated last year
Alternatives and similar repositories for axi_dma
Users that are interested in axi_dma are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆20Updated 2 years ago
- ☆51Updated 2 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- AXI Interconnect☆49Updated 3 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- ☆20Updated 5 years ago