aignacio / axi_dmaLinks
General Purpose AXI Direct Memory Access
☆55Updated last year
Alternatives and similar repositories for axi_dma
Users that are interested in axi_dma are comparing it to the libraries listed below
Sorting:
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆67Updated 4 years ago
- ☆34Updated 6 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- ☆59Updated 2 years ago
- ☆20Updated 2 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 6 months ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 5 months ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- AXI Interconnect☆51Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- This is the repository for the IEEE version of the book☆67Updated 4 years ago
- ☆33Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year
- SystemVerilog UVM testbench example☆33Updated last year