General Purpose AXI Direct Memory Access
☆64May 12, 2024Updated last year
Alternatives and similar repositories for axi_dma
Users that are interested in axi_dma are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Apr 21, 2019Updated 6 years ago
- YosysHQ SVA AXI Properties☆49Feb 7, 2023Updated 3 years ago
- ☆28May 11, 2021Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆201Mar 6, 2026Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆191Nov 18, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 7 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- ☆15Jun 27, 2024Updated last year
- Basic Common Modules☆46Mar 18, 2026Updated last week
- ☆20May 13, 2025Updated 10 months ago
- RISC-V Nox core☆71Jul 22, 2025Updated 8 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆22Feb 22, 2020Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆214Sep 2, 2025Updated 6 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- ☆78Feb 4, 2021Updated 5 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 8 months ago
- SystemVerilog UVM testbench example☆37May 8, 2024Updated last year
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆87Nov 26, 2025Updated 4 months ago
- ☆13Jul 28, 2022Updated 3 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- ☆21Sep 26, 2025Updated 6 months ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 2 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Implementation of the PCIe physical layer☆62Jul 11, 2025Updated 8 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Mar 13, 2026Updated last week