☆34Dec 22, 2025Updated 2 months ago
Alternatives and similar repositories for hyperbus
Users that are interested in hyperbus are comparing it to the libraries listed below
Sorting:
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- ☆34Feb 17, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 2 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated last month
- Script collection to build ready to use GCC 13.1.0 cross and/or native toolchains: C and C++ for all, (Fortran, ADA, D and GO for native …☆20Jan 8, 2026Updated last month
- ☆58Mar 31, 2025Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Jul 25, 2023Updated 2 years ago
- RISC-V fast interrupt controller☆32Nov 20, 2025Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- Automatic SystemVerilog linting in github actions with the help of Verible☆37Oct 23, 2024Updated last year
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated last week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆268Feb 19, 2026Updated last week
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- A lightweight, open-source, mobile-first CSS framework for easy website designs.☆12Dec 29, 2022Updated 3 years ago
- ☆13Aug 7, 2025Updated 6 months ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Example showing how to load any image via UART0 (default USB on esp32)☆11Mar 11, 2019Updated 6 years ago
- VGA Library for the all ESP32-S3☆11Aug 27, 2024Updated last year
- asynchronous fifo based on verilog☆14Apr 14, 2022Updated 3 years ago
- 一个基于ModBus RTU协议的PLC继电器从站☆11Dec 2, 2015Updated 10 years ago
- DAAD interpreter created with Boriel's ZXBasic with capability to take advantage of the 128k models memory banks.☆12Apr 16, 2025Updated 10 months ago
- Lightweight Neural Architecture Search for Temporal Convolutional Networks at the Edge☆10Mar 6, 2023Updated 2 years ago
- Python tools for running xfoil many times☆10Sep 10, 2016Updated 9 years ago
- JAX implementation of MAML on the analog spiking neural network accelerator for the edge adaptation☆11Jan 26, 2023Updated 3 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- Very simple noSQL database, created as an example during a talk. See FineDB for a real high-performance noSQL database.☆14Sep 29, 2013Updated 12 years ago
- New upstream for the restartd daemon☆15Aug 25, 2022Updated 3 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- ☆16Jun 14, 2024Updated last year
- VS Code extension that handles .hex format☆12Jun 22, 2018Updated 7 years ago
- React component that displays a popup only on iOS device (iphones, iPads...), aiming to install PWA app on the device.☆11May 28, 2024Updated last year
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago