☆36Dec 22, 2025Updated 2 months ago
Alternatives and similar repositories for hyperbus
Users that are interested in hyperbus are comparing it to the libraries listed below
Sorting:
- A simple, scalable, source-synchronous, all-digital DDR link☆36Mar 13, 2026Updated last week
- Open-source high performance AXI4-based HyperRAM memory controller☆83Oct 6, 2022Updated 3 years ago
- ☆34Feb 17, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 3 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 3 years ago
- ☆59Mar 31, 2025Updated 11 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- RISC-V fast interrupt controller☆33Nov 20, 2025Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- asynchronous fifo based on verilog☆14Apr 14, 2022Updated 3 years ago
- The goal is to realize the algorithm given in work Liu, Chengwei, et al. "Adaptive contrast enhancement for infrared images based on the …☆10Aug 12, 2022Updated 3 years ago
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated last year
- ☆14Mar 9, 2026Updated last week
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 13, 2026Updated last week
- [PR'2024]☆15Nov 22, 2024Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆68Jul 25, 2023Updated 2 years ago
- kintex7 ov13850 fpga mipi camera☆21Dec 2, 2025Updated 3 months ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆23Aug 13, 2025Updated 7 months ago
- Linear and non-linear image registration methods, using scipy and numpy.☆30Jan 20, 2013Updated 13 years ago
- ☆14Feb 24, 2025Updated last year
- Script collection to build ready to use GCC 13.1.0 cross and/or native toolchains: C and C++ for all, (Fortran, ADA, D and GO for native …☆20Jan 8, 2026Updated 2 months ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- spike-vp☆13Feb 5, 2024Updated 2 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- ☆17Oct 28, 2025Updated 4 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Mar 10, 2026Updated last week
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated this week
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated 3 weeks ago