A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second
☆19Oct 23, 2023Updated 2 years ago
Alternatives and similar repositories for Tbps_CRC
Users that are interested in Tbps_CRC are comparing it to the libraries listed below
Sorting:
- Ember Communication Patterns☆11Jul 17, 2024Updated last year
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆15Aug 24, 2023Updated 2 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Feb 22, 2024Updated 2 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Feb 23, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- HPA2021 solution (3rd place)☆10Oct 13, 2021Updated 4 years ago
- ☆14May 24, 2025Updated 9 months ago
- Convolutional Channel-wise Competitive Learning for the Forward-Forward Algorithm. AAAI 2024☆11Jun 27, 2024Updated last year
- Face Verification Example with Flower / Federated Learning☆12Apr 3, 2023Updated 2 years ago
- A Python implementation of the Hopfield network used to solve the traveling salesman problem☆10Apr 11, 2019Updated 6 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆57Feb 18, 2026Updated last week
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- ☆46Sep 13, 2024Updated last year
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- ☆118Nov 11, 2025Updated 3 months ago
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆14Updated this week
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- Transformer-based few-shot semantic segmentation☆12Aug 4, 2021Updated 4 years ago
- ☆14Feb 23, 2026Updated last week
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆15Jan 5, 2026Updated last month
- A straightforward (complete) sample of how to implement AES-GCM by using Linux crypto API at kernel side☆12Oct 6, 2022Updated 3 years ago
- ☆11Mar 27, 2021Updated 4 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- Build a TensorFlow Lite based computer vision emoji input device with OpenMV 📷 → ✋ 👎 👍 👊☆11Nov 28, 2022Updated 3 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- A curated list for Efficient Large Language Models☆11Mar 25, 2024Updated last year
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Final year research project to design a programmable virtual switch based on the specifications of a TSN to be implemented on a TSN netwo…☆13Nov 17, 2020Updated 5 years ago