A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second
☆19Oct 23, 2023Updated 2 years ago
Alternatives and similar repositories for Tbps_CRC
Users that are interested in Tbps_CRC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆15Aug 24, 2023Updated 2 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Ethernet switch implementation written in Verilog☆62Jun 13, 2023Updated 2 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆671Updated this week
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- Test dashboard for verification features in Verilator☆31Updated this week
- Source code for Zynq OLED controller☆15Oct 11, 2020Updated 5 years ago
- Senior Design Project at UW-Madison ECE☆19May 4, 2023Updated 2 years ago
- A PnP .pos file merge script for panels done with GerberPanelizer, works with KiCad .pos☆13Mar 3, 2020Updated 6 years ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated last year
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆16Updated this week
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- A version of PicoSoc that runs from BRAM, with extra peripherals☆12Oct 26, 2019Updated 6 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆16Jun 11, 2025Updated 9 months ago
- ☆14Mar 9, 2026Updated 2 weeks ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆20Apr 1, 2025Updated 11 months ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆206May 4, 2024Updated last year
- LiteX-based PCIe MITM, sniffing, fuzzing, device emulation☆19Feb 9, 2022Updated 4 years ago
- Verilog RTL Design☆47Sep 4, 2021Updated 4 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Asynchronous wrapper for DNS-SD C libraries☆26Sep 10, 2025Updated 6 months ago
- ☆46Sep 13, 2024Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated 2 weeks ago
- HDL components to build a customized Wishbone crossbar switch☆14May 30, 2019Updated 6 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- ☆18May 1, 2020Updated 5 years ago