A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second
☆19Oct 23, 2023Updated 2 years ago
Alternatives and similar repositories for Tbps_CRC
Users that are interested in Tbps_CRC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 2 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Feb 22, 2024Updated 2 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 4 months ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆39Nov 6, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- A Rocket-based RISC-V superscalar in-order core☆41Updated this week
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆807Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆215Updated this week
- Test dashboard for verification features in Verilator☆32Updated this week
- Source code for Zynq OLED controller☆16Oct 11, 2020Updated 5 years ago
- Senior Design Project at UW-Madison ECE☆18May 4, 2023Updated 3 years ago
- A PnP .pos file merge script for panels done with GerberPanelizer, works with KiCad .pos☆13Mar 3, 2020Updated 6 years ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆88Apr 1, 2026Updated 2 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆20Jun 4, 2026Updated last week
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- A version of PicoSoc that runs from BRAM, with extra peripherals☆12Oct 26, 2019Updated 6 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆18May 5, 2026Updated last month
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- ☆16May 6, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 10 months ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆207May 4, 2024Updated 2 years ago
- LiteX-based PCIe MITM, sniffing, fuzzing, device emulation☆20Feb 9, 2022Updated 4 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- Verilog RTL Design☆50Sep 4, 2021Updated 4 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated 3 months ago
- ☆46Sep 13, 2024Updated last year
- HDL components to build a customized Wishbone crossbar switch☆15May 30, 2019Updated 7 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- ☆18May 1, 2020Updated 6 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- a maximal-length polynomial generator for linear feedback shift registers☆51Dec 14, 2022Updated 3 years ago