pulp-platform / artisticLinks
An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
☆22Updated last month
Alternatives and similar repositories for artistic
Users that are interested in artistic are comparing it to the libraries listed below
Sorting:
- SpiceBind – spice inside HDL simulator☆56Updated 7 months ago
- Characterizer☆31Updated 2 months ago
- ☆33Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Updated 10 months ago
- Open-source PDK version manager☆37Updated 2 months ago
- Parasitic capacitance analysis of foundry metal stackups☆16Updated 3 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆45Updated 2 weeks ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 10 months ago
- ☆41Updated 3 years ago
- Making cocotb testbenches that bit easier☆36Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Updated 2 months ago
- Home of the open-source EDA course.☆52Updated 7 months ago
- Circuit Automatic Characterization Engine☆52Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 9 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Updated 5 years ago
- SystemVerilog RTL Linter for YoSys☆23Updated last year
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆167Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- ☆117Updated this week
- ☆86Updated last year
- Python Tool for UVM Testbench Generation☆55Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆48Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- An automatic clock gating utility☆52Updated 9 months ago
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated last year