pulp-platform / artisticLinks
An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
☆14Updated last month
Alternatives and similar repositories for artistic
Users that are interested in artistic are comparing it to the libraries listed below
Sorting:
- ☆32Updated 4 months ago
- ☆41Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Home of the open-source EDA course.☆41Updated 2 months ago
- SystemVerilog Linter based on pyslang☆30Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆41Updated 2 months ago
- ☆12Updated 10 months ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago
- Making cocotb testbenches that bit easier☆29Updated 2 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆30Updated last month
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Characterizer☆23Updated 2 weeks ago
- An automatic clock gating utility☆48Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- ☆44Updated 2 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A set of rules and recommendations for analog and digital circuit designers.