pulp-platform / artisticLinks
An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
☆19Updated 2 months ago
Alternatives and similar repositories for artistic
Users that are interested in artistic are comparing it to the libraries listed below
Sorting:
- Characterizer☆30Updated last month
- Open-source PDK version manager☆25Updated last week
- SpiceBind – spice inside HDL simulator☆55Updated 3 months ago
- ☆32Updated 9 months ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Circuit Automatic Characterization Engine☆51Updated 8 months ago
- SystemVerilog RTL Linter for YoSys☆21Updated 10 months ago
- Home of the open-source EDA course.☆45Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆43Updated 3 years ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 5 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆73Updated 6 months ago
- Making cocotb testbenches that bit easier☆36Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- ☆104Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆36Updated 2 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 6 months ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆29Updated last month
- ☆83Updated 8 months ago
- An automatic clock gating utility☆50Updated 5 months ago
- A configurable SRAM generator☆54Updated last month
- ☆13Updated 2 years ago