An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
☆30Aug 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for artistic
Users that are interested in artistic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source PDK version manager☆65Updated this week
- A novel Design-for-Test flow using LibreLane☆46May 9, 2026Updated 4 months ago
- ☆27Apr 17, 2026Updated 5 months ago
- ☆39Sep 10, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆277Aug 30, 2026Updated 2 weeks ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆276Aug 21, 2026Updated 3 weeks ago
- ☆33Jan 7, 2025Updated last year
- Characterizer☆39Aug 26, 2026Updated 3 weeks ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Sep 9, 2026Updated last week
- Elements Software Development Kit☆13Jan 8, 2026Updated 8 months ago
- End-to-End Open-Source I2C GPIO Expander☆45Sep 8, 2026Updated last week
- whatever it means☆19Jun 10, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Netlist API (and more) for EDA flow development☆162Updated this week
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- ☆66Mar 31, 2025Updated last year
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 8 months ago
- UVM Verification Environment for the CVFPU☆24Aug 27, 2026Updated 3 weeks ago
- Converts GDSII files to STL files.☆54Apr 22, 2020Updated 6 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆88Updated this week
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆22Apr 20, 2026Updated 4 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆827Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SymbolConvert is subpart of the Circuit2TikZ project. It provides an export of all currently avaliable components in CircuiTikZ to the Ci…☆15Apr 7, 2026Updated 5 months ago
- An innovative Verilog-A compiler - reloaded☆49Aug 25, 2026Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 5 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆21Mar 28, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Sep 11, 2026Updated last week
- A simple, scalable, source-synchronous, all-digital DDR link☆42Sep 1, 2026Updated 2 weeks ago
- A Rust to Ada/SPARK converter that makes your systems immune to the Rust virus. Converts Rust code to formally verifiable Ada, including …☆21Apr 22, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 9 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆37Sep 10, 2026Updated last week
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆65Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆67Sep 9, 2026Updated last week
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆26Aug 12, 2026Updated last month
- ☆96Jan 15, 2025Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆299Updated this week