pulp-platform / artisticLinks
An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
☆18Updated last month
Alternatives and similar repositories for artistic
Users that are interested in artistic are comparing it to the libraries listed below
Sorting:
- Characterizer☆30Updated 2 weeks ago
- SpiceBind – spice inside HDL simulator☆53Updated last month
- ☆32Updated 7 months ago
- Home of the open-source EDA course.☆43Updated 2 months ago
- ☆42Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆21Updated last year
- Open-source PDK version manager☆22Updated last week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆68Updated 5 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated last month
- Python Tool for UVM Testbench Generation☆54Updated last year
- ☆99Updated last week
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last month
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- Making cocotb testbenches that bit easier☆36Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 5 months ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated last week
- ☆83Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 3 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆21Updated 9 months ago
- Custom IC Design Platform☆25Updated 2 weeks ago
- ☆49Updated 4 months ago
- ☆84Updated 7 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago