pulp-platform / artisticLinks
An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
☆22Updated last week
Alternatives and similar repositories for artistic
Users that are interested in artistic are comparing it to the libraries listed below
Sorting:
- Characterizer☆31Updated 2 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 6 months ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- ☆42Updated 3 years ago
- Home of the open-source EDA course.☆52Updated 7 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆44Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 9 months ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated last week
- SystemVerilog RTL Linter for YoSys☆23Updated last year
- ☆33Updated last year
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- Open-source PDK version manager☆35Updated last month
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆155Updated 3 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆72Updated 3 years ago
- ☆14Updated 2 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆72Updated 3 months ago
- ☆116Updated 2 months ago
- An automatic clock gating utility☆51Updated 9 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆50Updated 10 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- An open-source HDL register code generator fast enough to run in real time.☆82Updated last month
- SystemVerilog Linter based on pyslang☆31Updated 8 months ago
- Making cocotb testbenches that bit easier☆36Updated 2 months ago
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- ☆85Updated last year
- Python Tool for UVM Testbench Generation☆55Updated last year