pulp-platform / croc
A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆86Updated this week
Alternatives and similar repositories for croc:
Users that are interested in croc are comparing it to the libraries listed below
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆57Updated 2 years ago
- Introductory course into static timing analysis (STA).☆91Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆200Updated last week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆86Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆68Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆57Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆68Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆38Updated 3 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Home of the open-source EDA course.☆37Updated last month
- ☆40Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 5 months ago
- ☆155Updated last month
- RISC-V Nox core☆62Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated 2 weeks ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆92Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 11 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆14Updated 2 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆171Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆145Updated 10 months ago
- RISC-V Verification Interface☆89Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆133Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆178Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year