pulp-platform / croc
A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆63Updated last week
Alternatives and similar repositories for croc:
Users that are interested in croc are comparing it to the libraries listed below
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- Introductory course into static timing analysis (STA).☆88Updated 4 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆58Updated last year
- ☆40Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Python Tool for UVM Testbench Generation☆51Updated 10 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- SystemVerilog frontend for Yosys☆80Updated this week
- Complete tutorial code.☆17Updated 10 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆61Updated last week
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- Home of the open-source EDA course.☆35Updated last week
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆48Updated last year
- ☆31Updated 2 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆57Updated 11 months ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- RISC-V Nox core☆62Updated 7 months ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- RISC-V Verification Interface☆85Updated last month
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆15Updated 10 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 9 months ago
- ☆33Updated 5 months ago