A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆225Apr 24, 2026Updated this week
Alternatives and similar repositories for croc
Users that are interested in croc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆26Jan 6, 2026Updated 3 months ago
- whatever it means☆16Apr 1, 2026Updated 3 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆330Apr 22, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆207Apr 8, 2026Updated 3 weeks ago
- ☆62Mar 31, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆839Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆95Apr 10, 2026Updated 2 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆717Apr 23, 2026Updated last week
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 4 months ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆199Apr 9, 2026Updated 3 weeks ago
- Introduction to Chip Design☆56Apr 21, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ASIC implementation flow infrastructure, successor to OpenLane☆383Updated this week
- Open-source PDK version manager☆47Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆104Apr 20, 2026Updated last week
- SystemVerilog frontend for Yosys☆215Apr 22, 2026Updated last week
- A dependency management tool for hardware projects.☆365Apr 22, 2026Updated last week
- ☆25Apr 12, 2026Updated 2 weeks ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20Apr 16, 2026Updated 2 weeks ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Mar 26, 2026Updated last month
- Self-contained RTL to GDS flow for simple chip designs☆67Mar 30, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆19Apr 22, 2026Updated last week
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆130Jul 11, 2025Updated 9 months ago
- Tiny Tapeout GDS Action (using LibreLane)☆22Apr 3, 2026Updated 3 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆343Dec 2, 2025Updated 4 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Apr 1, 2026Updated 3 weeks ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- Common SystemVerilog components☆738Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- Library of open source PDKs☆73Apr 13, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆283Apr 14, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 2 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆29Feb 2, 2026Updated 2 months ago
- A current mode buck converter on the SKY130 PDK☆36Jun 17, 2021Updated 4 years ago
- Nix flake for more up-to-date versions of EDA tools☆22Apr 17, 2026Updated last week