A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆243May 12, 2026Updated 3 weeks ago
Alternatives and similar repositories for croc
Users that are interested in croc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆27Jan 6, 2026Updated 5 months ago
- whatever it means☆16May 19, 2026Updated 3 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆338Jun 1, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- ☆62Mar 31, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆887Jun 2, 2026Updated last week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆105May 10, 2026Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆746Jun 1, 2026Updated last week
- ☆35Updated this week
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 6 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆158Updated this week
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆206May 22, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Introduction to Chip Design☆61Apr 21, 2026Updated last month
- Open-source PDK version manager☆49Apr 23, 2026Updated last month
- ASIC implementation flow infrastructure, successor to OpenLane☆422Jun 2, 2026Updated last week
- SystemVerilog frontend for Yosys☆225Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆106May 22, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆374Jun 2, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20May 29, 2026Updated last week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 2 months ago
- Self-contained RTL to GDS flow for simple chip designs☆68May 1, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆19Apr 28, 2026Updated last month
- The multi-core cluster of a PULP system.☆114May 27, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated 3 weeks ago
- Tiny Tapeout GDS Action (using LibreLane)☆22Jun 2, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- Opensource DDR3 Controller☆446May 21, 2026Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆351Dec 2, 2025Updated 6 months ago
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- Common SystemVerilog components☆755Updated this week
- ☆25Apr 12, 2026Updated last month
- Library of open source PDKs☆77Apr 13, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated 3 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 4 months ago