A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆211Mar 16, 2026Updated this week
Alternatives and similar repositories for croc
Users that are interested in croc are comparing it to the libraries listed below
Sorting:
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated 2 months ago
- whatever it means☆15Mar 13, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 13, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- ☆59Mar 31, 2025Updated 11 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆84Jan 28, 2026Updated last month
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆800Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆694Updated this week
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 2 weeks ago
- ☆34Feb 17, 2026Updated last month
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 11 months ago
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆179Feb 28, 2026Updated 3 weeks ago
- Open-source PDK version manager☆42Nov 25, 2025Updated 3 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆327Updated this week
- Introduction to Chip Design☆52Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆100Updated this week
- SystemVerilog frontend for Yosys☆210Updated this week
- A dependency management tool for hardware projects.☆354Mar 12, 2026Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 4 months ago
- Tiny Tapeout GDS Action (using OpenLane)☆20Updated this week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 5 months ago
- Self-contained RTL to GDS flow for simple chip designs☆65Mar 12, 2026Updated last week
- ☆19Oct 7, 2025Updated 5 months ago
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- Simple UVM environment for experimenting with Verilator.☆38Updated this week
- Library of open source PDKs☆68Mar 3, 2026Updated 2 weeks ago
- A current mode buck converter on the SKY130 PDK☆35Jun 17, 2021Updated 4 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆335Dec 2, 2025Updated 3 months ago
- Common SystemVerilog components☆728Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- Nix flake for more up-to-date versions of EDA tools☆20Updated this week