A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆238May 12, 2026Updated last week
Alternatives and similar repositories for croc
Users that are interested in croc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆26Jan 6, 2026Updated 4 months ago
- whatever it means☆16Apr 1, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆334Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆212Updated this week
- ☆62Mar 31, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆870Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆98May 10, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆732May 13, 2026Updated last week
- ☆35Apr 28, 2026Updated 3 weeks ago
- Yosys plugin for logic locking and supply-chain security☆24Apr 5, 2025Updated last year
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆155Updated this week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆200Apr 9, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Introduction to Chip Design☆56Apr 21, 2026Updated 3 weeks ago
- Open-source PDK version manager☆47Apr 23, 2026Updated 3 weeks ago
- ASIC implementation flow infrastructure, successor to OpenLane☆406May 13, 2026Updated last week
- SystemVerilog frontend for Yosys☆219May 12, 2026Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆104Apr 20, 2026Updated last month
- A dependency management tool for hardware projects.☆367Apr 30, 2026Updated 2 weeks ago
- ☆24Apr 12, 2026Updated last month
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20May 11, 2026Updated last week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Self-contained RTL to GDS flow for simple chip designs☆67May 1, 2026Updated 2 weeks ago
- ☆19Apr 28, 2026Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆114Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Tiny Tapeout GDS Action (using LibreLane)☆22Apr 26, 2026Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆132Jul 11, 2025Updated 10 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆348Dec 2, 2025Updated 5 months ago
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated 3 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- Common SystemVerilog components☆747May 7, 2026Updated last week
- Library of open source PDKs☆77Apr 13, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140Feb 24, 2026Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆294May 12, 2026Updated last week
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆30Feb 2, 2026Updated 3 months ago
- A current mode buck converter on the SKY130 PDK☆36Jun 17, 2021Updated 4 years ago