A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆264Aug 9, 2026Updated this week
Alternatives and similar repositories for croc
Users that are interested in croc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆226Updated this week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆29Jan 6, 2026Updated 7 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week
- ☆65Mar 31, 2025Updated last year
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆964Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆795Updated this week
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆253Updated this week
- CVA6 softcore contest☆23Jul 8, 2026Updated last month
- ASIC implementation flow infrastructure, successor to OpenLane☆502Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆165Updated this week
- ☆16May 6, 2026Updated 3 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- ☆37Jul 23, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog design elaborator into word-level netlist form☆245Aug 3, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- Open-source PDK version manager☆57Jul 9, 2026Updated last month
- A novel Design-for-Test flow using LibreLane☆45May 9, 2026Updated 3 months ago
- wafer.space GF180MCU Run 1☆38Apr 27, 2026Updated 3 months ago
- The multi-core cluster of a PULP system.☆114Updated this week
- Tiny Tapeout GDS Action (using LibreLane)☆25Jul 30, 2026Updated last week
- GEMM and GEMM-Ops accelerator for PULP systems☆113Updated this week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆290Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Opensource DDR3 Controller☆466Jun 12, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆325Aug 3, 2026Updated last week
- Common SystemVerilog components☆777Jul 29, 2026Updated last week
- A dependency management tool for hardware projects.☆383Updated this week
- Generic Register Interface (contains various adapters)☆141Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Jul 1, 2026Updated last month
- Self-contained RTL to GDS flow for simple chip designs☆73Jul 7, 2026Updated last month
- A modular hardware abstraction library☆55Updated this week
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 8 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆95Jul 22, 2026Updated 2 weeks ago
- ☆152Jun 16, 2026Updated last month
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆41Aug 3, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆31Jun 5, 2025Updated last year