pulp-platform / crocLinks
A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆140Updated last month
Alternatives and similar repositories for croc
Users that are interested in croc are comparing it to the libraries listed below
Sorting:
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- RISC-V Verification Interface☆103Updated last week
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆111Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- ☆97Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆111Updated 4 years ago
- Fabric generator and CAD tools.☆198Updated last week
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- A demo system for Ibex including debug support and some peripherals☆76Updated 3 months ago
- RISC-V Nox core☆68Updated 2 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆49Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆45Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- SystemVerilog synthesis tool☆211Updated 6 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- Control and status register code generator toolchain☆147Updated this week
- ASIC implementation flow infrastructure☆121Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆85Updated last year
- Basic RISC-V Test SoC☆144Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago