pulp-platform / crocLinks
A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆145Updated 2 weeks ago
Alternatives and similar repositories for croc
Users that are interested in croc are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- RISC-V Nox core☆68Updated 3 months ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- Fabric generator and CAD tools.☆197Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- SystemVerilog frontend for Yosys☆166Updated this week
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- ASIC implementation flow infrastructure☆139Updated last week
- ☆99Updated 2 years ago
- Control and status register code generator toolchain☆150Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- RISC-V System on Chip Template☆159Updated 2 months ago
- Announcements related to Verilator☆41Updated 5 years ago
- ☆178Updated 4 years ago