A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆210Feb 21, 2026Updated last week
Alternatives and similar repositories for croc
Users that are interested in croc are comparing it to the libraries listed below
Sorting:
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆23Jan 6, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆82Jan 28, 2026Updated last month
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆784Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Feb 20, 2026Updated last week
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- whatever it means☆15Feb 18, 2026Updated last week
- ☆58Mar 31, 2025Updated 11 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆677Feb 17, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆174Dec 29, 2025Updated 2 months ago
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- ASIC implementation flow infrastructure, successor to OpenLane☆308Updated this week
- Open-source PDK version manager☆39Nov 25, 2025Updated 3 months ago
- Self-contained RTL to GDS flow for simple chip designs☆61Jan 27, 2026Updated last month
- Library of open source PDKs☆64Feb 3, 2026Updated 3 weeks ago
- ☆34Feb 17, 2026Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- A dependency management tool for hardware projects.☆347Updated this week
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- Parasitic Extraction for KLayout☆39Feb 20, 2026Updated last week
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- ☆21Jun 23, 2024Updated last year
- Common SystemVerilog components☆713Updated this week
- Control and status register code generator toolchain☆177Dec 3, 2025Updated 2 months ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- Opensource DDR3 Controller☆418Jan 18, 2026Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Updated this week
- Design and UVM-TB of RISC -V Microprocessor☆33Jun 27, 2024Updated last year
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆13Sep 25, 2025Updated 5 months ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆17Feb 20, 2026Updated last week