A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
☆294Oct 28, 2026Updated this week
Alternatives and similar repositories for croc
Users that are interested in croc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Oct 13, 2026Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- ☆68Mar 31, 2025Updated last year
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,162Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆863Updated this week
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- 55nm CMOS Open Source PDK for Digital, Analog, and Mixed-Signal Circuit Design. It supports an open-source RTL2GDS workflow for education…☆323Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 6 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ASIC implementation flow infrastructure, successor to OpenLane☆609Updated this week
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- wafer.space GF180MCU Run 1☆42Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- ☆42Oct 16, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Open-source PDK version manager☆68Oct 21, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆16Oct 5, 2026Updated 3 weeks ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Oct 17, 2026Updated last week
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- Open-Hardware implementation of the icsprout55-pdk☆18Oct 10, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- ☆28Apr 17, 2026Updated 6 months ago
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆72Oct 9, 2026Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆308Oct 23, 2026Updated last week
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week