This is the fork of CVA6 intended for PULP development.
☆23Jun 8, 2026Updated this week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆21Apr 23, 2026Updated last month
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆338Jun 1, 2026Updated last week
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- RISC-V Integrated Matrix Development Repository☆24May 17, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Interactive Theorem Proving course using HOL4☆13Mar 27, 2026Updated 2 months ago
- ☆10Nov 12, 2019Updated 6 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆15Jun 1, 2026Updated last week
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆38Apr 7, 2026Updated 2 months ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 5 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- ☆16May 27, 2024Updated 2 years ago
- MultiZone free and open API definition☆15Oct 26, 2021Updated 4 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- a port of suckless terminal (st) to rust☆22Aug 6, 2025Updated 10 months ago
- ☆35May 21, 2026Updated 3 weeks ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Graphics SIG organizational information☆40Jan 10, 2024Updated 2 years ago
- A configurable SRAM generator☆63May 15, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Mirror of git://qemu.org/capstone.git☆10Jun 4, 2026Updated last week
- Verilog hardware abstraction library☆53May 24, 2026Updated 2 weeks ago
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 11 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- RISC-V Verification Interface☆153Updated this week
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Inertial Measurement Unit (IMU) Driver based on on the MPU6050☆10Mar 23, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- ☆39Mar 6, 2026Updated 3 months ago
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆16Jul 2, 2017Updated 8 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- Common SystemVerilog components☆755Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- A port of the RIPE suite to RISC-V.☆30Oct 10, 2018Updated 7 years ago