This is the fork of CVA6 intended for PULP development.
☆22May 14, 2026Updated last week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Apr 23, 2026Updated 3 weeks ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 3 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆334May 15, 2026Updated last week
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆43Feb 23, 2026Updated 2 months ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Interactive Theorem Proving course using HOL4☆13Mar 27, 2026Updated last month
- ☆10Nov 12, 2019Updated 6 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.☆14Jun 26, 2020Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆37Apr 7, 2026Updated last month
- Tutorial☆15Jun 13, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 5 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆522May 6, 2026Updated 2 weeks ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- ☆14May 27, 2024Updated last year
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- MultiZone free and open API definition☆15Oct 26, 2021Updated 4 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- a port of suckless terminal (st) to rust☆22Aug 6, 2025Updated 9 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆32May 7, 2026Updated 2 weeks ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Graphics SIG organizational information☆40Jan 10, 2024Updated 2 years ago
- A configurable SRAM generator☆62May 15, 2026Updated last week
- Mirror of git://qemu.org/capstone.git☆10May 14, 2026Updated last week
- Verilog hardware abstraction library☆53May 12, 2026Updated last week
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 11 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Dec 7, 2022Updated 3 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- RISC-V Verification Interface☆152Mar 27, 2026Updated last month
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Inertial Measurement Unit (IMU) Driver based on on the MPU6050☆10Mar 23, 2020Updated 6 years ago