This is the fork of CVA6 intended for PULP development.
☆23Jun 27, 2026Updated this week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆21Apr 23, 2026Updated 2 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆346Updated this week
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆44Feb 23, 2026Updated 4 months ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Integrated Matrix Development Repository☆25Jun 22, 2026Updated last week
- ☆10Nov 12, 2019Updated 6 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆15Updated this week
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- ☆14Aug 14, 2023Updated 2 years ago
- Tutorial☆15Jun 13, 2020Updated 6 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆526Jun 8, 2026Updated 3 weeks ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- ☆16May 27, 2024Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- ☆36May 21, 2026Updated last month
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Graphics SIG organizational information☆40Jan 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A configurable SRAM generator☆65Updated this week
- Mirror of git://qemu.org/capstone.git☆10Updated this week
- Verilog hardware abstraction library☆54Updated this week
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 11 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 5 months ago
- ☆17Dec 7, 2022Updated 3 years ago
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated 3 weeks ago
- RISC-V Verification Interface☆155Jun 11, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Inertial Measurement Unit (IMU) Driver based on on the MPU6050☆10Mar 23, 2020Updated 6 years ago
- Dockerfile for ModelSim Version 16 GUI☆15Aug 16, 2021Updated 4 years ago
- ☆39Mar 6, 2026Updated 3 months ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆16Jul 2, 2017Updated 8 years ago