This is the fork of CVA6 intended for PULP development.
☆22Updated this week
Alternatives and similar repositories for cva6
Users that are interested in cva6 are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Feb 4, 2026Updated 3 weeks ago
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Feb 20, 2026Updated last week
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆39Updated this week
- A configurable SRAM generator☆58Aug 19, 2025Updated 6 months ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- ☆38Jul 9, 2024Updated last year
- Convert a Image to a COE file for Vivado☆10Apr 14, 2025Updated 10 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- Verilog hardware abstraction library☆46Updated this week
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆49Aug 12, 2022Updated 3 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- A giant Bash script that builds Linux From Scratch☆12Nov 4, 2024Updated last year
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- Graphics SIG organizational information☆40Jan 10, 2024Updated 2 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆59Feb 12, 2026Updated 2 weeks ago
- https://nnsmith-asplos.rtfd.io Artifact of "NNSmith: Generating Diverse and Valid Test Cases for Deep Learning Compilers" ASPLOS'23☆11Mar 29, 2023Updated 2 years ago
- Smashboards Community Symbol Map for Melee.☆12Apr 4, 2017Updated 8 years ago
- ☆20Updated this week
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆12Updated this week
- Repo for PyChart 1.39, refs http://download.gna.org/pychart/☆10Sep 29, 2014Updated 11 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- A curated list of awesome Molecular Modeling And Drug Discovery 🔥☆11Jul 21, 2022Updated 3 years ago
- ☆13May 27, 2024Updated last year
- Sniffer，大二网络编程的课程设计☆10Feb 28, 2022Updated 4 years ago
- Code of the paper: Debiasing Meta-Gradient Reinforcement Learning by Learning the Outer Value Function☆13Nov 22, 2022Updated 3 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- ☆12Apr 1, 2025Updated 11 months ago
- PPC instruction tests☆11Jan 22, 2024Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆12Jan 23, 2026Updated last month
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago