pulp-platform / axi-io-pmpView external linksLinks
Input / Output Physical Memory Protection Unit for RISC-V
☆15Jul 20, 2023Updated 2 years ago
Alternatives and similar repositories for axi-io-pmp
Users that are interested in axi-io-pmp are comparing it to the libraries listed below
Sorting:
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Nov 12, 2025Updated 3 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Hack@DAC 2021☆15Jul 24, 2024Updated last year
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- ☆68Feb 2, 2026Updated last week
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- ☆20Dec 19, 2025Updated last month
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Sep 2, 2023Updated 2 years ago
- matrix-coprocessor for RISC-V☆30Dec 12, 2025Updated 2 months ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆34Jan 12, 2026Updated last month
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆111Sep 24, 2025Updated 4 months ago
- ☆63Apr 22, 2025Updated 9 months ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Apr 11, 2020Updated 5 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 4 months ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆30Jun 1, 2022Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- ☆27May 11, 2021Updated 4 years ago
- ☆32Jan 21, 2026Updated 3 weeks ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- ☆38Oct 21, 2025Updated 3 months ago
- ☆35Mar 8, 2023Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆32Jun 22, 2024Updated last year
- RV64GC Linux Capable RISC-V Core☆52Oct 20, 2025Updated 3 months ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- ☆30Feb 20, 2014Updated 11 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Apr 3, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Ril Daemon for cellular module☆10Aug 7, 2022Updated 3 years ago
- Code for our EMNLP 2022 paper: Generative Entity Typing with Curriculum Learning.☆13Aug 19, 2023Updated 2 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- ☆42Mar 31, 2025Updated 10 months ago