pulp-platform / axi-io-pmpLinks
Input / Output Physical Memory Protection Unit for RISC-V
☆12Updated 2 years ago
Alternatives and similar repositories for axi-io-pmp
Users that are interested in axi-io-pmp are comparing it to the libraries listed below
Sorting:
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 4 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Advanced Architecture Labs with CVA6☆65Updated last year
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Updated 12 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆68Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- ☆34Updated 6 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆12Updated 4 years ago
- ☆29Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆22Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated 2 weeks ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆27Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated this week
- ☆20Updated 2 years ago
- ☆59Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- Two Level Cache Controller implementation in Verilog HDL☆51Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 6 months ago
- matrix-coprocessor for RISC-V☆19Updated 3 months ago
- commit rtl and build cosim env☆15Updated last year
- YSYX RISC-V Project NJU Study Group☆16Updated 7 months ago
- 自建 chisel 工程模板☆14Updated 2 years ago