pulp-platform / cheshire-ihp130-oLinks
☆53Updated 6 months ago
Alternatives and similar repositories for cheshire-ihp130-o
Users that are interested in cheshire-ihp130-o are comparing it to the libraries listed below
Sorting:
- ☆32Updated 8 months ago
- An automatic clock gating utility☆50Updated 5 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- A configurable SRAM generator☆54Updated last month
- RISC-V Nox core☆68Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆111Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- ☆83Updated 2 years ago
- SystemVerilog frontend for Yosys☆165Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆18Updated 2 months ago
- WAL enables programmable waveform analysis.☆157Updated 4 months ago
- ☆108Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Characterizer☆30Updated last month
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆43Updated 3 years ago
- ☆97Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆52Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆140Updated last month
- A SystemVerilog source file pickler.☆60Updated 11 months ago