pulp-platform / cheshire-ihp130-oLinks
☆47Updated 3 months ago
Alternatives and similar repositories for cheshire-ihp130-o
Users that are interested in cheshire-ihp130-o are comparing it to the libraries listed below
Sorting:
- ☆32Updated 6 months ago
- An automatic clock gating utility☆50Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- A configurable SRAM generator☆53Updated this week
- RISC-V Nox core☆65Updated 3 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- A SystemVerilog source file pickler.☆59Updated 8 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- SystemVerilog frontend for Yosys☆135Updated last week
- ☆37Updated 3 years ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆120Updated this week
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- ASIC implementation flow infrastructure☆47Updated this week
- ☆79Updated 2 years ago
- Characterizer☆28Updated last month
- ☆96Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆66Updated 2 weeks ago
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆151Updated last week
- Library of open source Process Design Kits (PDKs)☆48Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆111Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- ☆105Updated last month