pulp-platform / cheshire-ihp130-oLinks
☆57Updated 6 months ago
Alternatives and similar repositories for cheshire-ihp130-o
Users that are interested in cheshire-ihp130-o are comparing it to the libraries listed below
Sorting:
- ☆32Updated 9 months ago
- An automatic clock gating utility☆50Updated 6 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- SystemVerilog frontend for Yosys☆166Updated this week
- A configurable SRAM generator☆56Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- RISC-V Nox core☆68Updated 3 months ago
- WAL enables programmable waveform analysis.☆157Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆84Updated 2 years ago
- ☆109Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 3 months ago
- Characterizer☆30Updated 2 months ago
- Library of open source Process Design Kits (PDKs)☆56Updated 2 weeks ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ASIC implementation flow infrastructure☆143Updated this week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Open source process design kit for 28nm open process☆65Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- ☆43Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month