pulp-platform / cheshire-ihp130-oView external linksLinks
☆58Mar 31, 2025Updated 10 months ago
Alternatives and similar repositories for cheshire-ihp130-o
Users that are interested in cheshire-ihp130-o are comparing it to the libraries listed below
Sorting:
- Open-source PDK version manager☆39Nov 25, 2025Updated 2 months ago
- ☆33Jan 7, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆22Jan 6, 2026Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆677Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Jan 28, 2026Updated 2 weeks ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- whatever it means☆15Updated this week
- Efabless mpw7 submission☆14May 6, 2024Updated last year
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆16Jan 12, 2026Updated last month
- A reliable, real-time subsystem for the Carfield SoC☆18Dec 2, 2025Updated 2 months ago
- Characterizer☆31Nov 19, 2025Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆318Updated this week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 5 months ago
- ☆59Jul 11, 2025Updated 7 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆203Feb 5, 2026Updated last week
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Updated this week
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆123Jan 15, 2026Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Nov 26, 2025Updated 2 months ago
- Nix derivations for EDA tools☆11Nov 19, 2025Updated 2 months ago
- ☆34Nov 24, 2025Updated 2 months ago
- Coriolis VLSI EDA Tool (LIP6)☆78Jan 25, 2026Updated 3 weeks ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆201Updated this week
- Copyleftist's Standard Cell Library☆100May 2, 2024Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆119Aug 26, 2025Updated 5 months ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆16Updated this week
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated last week
- ☆34Dec 22, 2025Updated last month
- This repository is for (pre-)release versions of the Revolution EDA.☆60Feb 5, 2026Updated last week
- A dependency management tool for hardware projects.☆345Updated this week
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year
- An open-source custom cache generator.☆34Mar 14, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- Circuit Automatic Characterization Engine☆52Feb 7, 2025Updated last year