pulp-platform / cheshire-ihp130-oLinks
☆44Updated 2 months ago
Alternatives and similar repositories for cheshire-ihp130-o
Users that are interested in cheshire-ihp130-o are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- ☆32Updated 4 months ago
- An automatic clock gating utility☆48Updated last month
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- A configurable SRAM generator☆50Updated this week
- ☆36Updated 2 years ago
- Library of open source Process Design Kits (PDKs)☆42Updated last week
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- RISC-V Nox core☆62Updated 2 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆14Updated last month
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Open source process design kit for 28nm open process☆56Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- ☆56Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆30Updated last month
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- SystemVerilog frontend for Yosys☆117Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- The OpenPiton Platform☆16Updated 9 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago