pulp-platform / cheshire-ihp130-oLinks
☆49Updated 4 months ago
Alternatives and similar repositories for cheshire-ihp130-o
Users that are interested in cheshire-ihp130-o are comparing it to the libraries listed below
Sorting:
- ☆32Updated 7 months ago
- An automatic clock gating utility☆50Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- A configurable SRAM generator☆53Updated this week
- ASIC implementation flow infrastructure☆80Updated last week
- RISC-V Nox core☆68Updated last month
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆131Updated last week
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆38Updated 3 years ago
- ☆97Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- ☆107Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- SystemVerilog frontend for Yosys☆151Updated 2 weeks ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Library of open source Process Design Kits (PDKs)☆50Updated 2 weeks ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- ☆83Updated 2 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago