amohant4 / HLS_for_CNNLinks
This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
☆14Updated 7 years ago
Alternatives and similar repositories for HLS_for_CNN
Users that are interested in HLS_for_CNN are comparing it to the libraries listed below
Sorting:
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆46Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- ☆33Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- ☆88Updated 5 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago