amohant4 / HLS_for_CNNLinks
This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
☆14Updated 7 years ago
Alternatives and similar repositories for HLS_for_CNN
Users that are interested in HLS_for_CNN are comparing it to the libraries listed below
Sorting:
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- verilog CNN generator for FPGA☆34Updated 4 years ago
- ☆89Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆34Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 7 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- ☆44Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆11Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago