amohant4 / HLS_for_CNNLinks
This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
☆14Updated 7 years ago
Alternatives and similar repositories for HLS_for_CNN
Users that are interested in HLS_for_CNN are comparing it to the libraries listed below
Sorting:
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- ☆44Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- ☆33Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- ☆89Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- ☆46Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- ☆19Updated 7 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago