amohant4 / HLS_for_CNN
This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
☆13Updated 7 years ago
Alternatives and similar repositories for HLS_for_CNN:
Users that are interested in HLS_for_CNN are comparing it to the libraries listed below
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆85Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆92Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- ☆33Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- ☆87Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆144Updated 5 years ago
- ☆19Updated 7 years ago
- ☆63Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago