Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.
☆25Aug 19, 2016Updated 10 years ago
Alternatives and similar repositories for zybo_petalinux
Users that are interested in zybo_petalinux are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AXI memory-mapped VGA module originally designed for the Avent Zedboard☆16Aug 2, 2016Updated 10 years ago
- A memory mapped VGA controller for ZedBoard☆13Feb 20, 2018Updated 8 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 6 years ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- ☆23Nov 3, 2016Updated 10 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- This is a Vivado project to create an IoT device with ZYBO (Zynq).☆13Jan 18, 2018Updated 8 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- Userspace I/O library for Xilinx AXI S2MM DMA☆12Sep 9, 2025Updated last year
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 12 years ago
- Implementation of Sobel Filter in Verilog☆30Mar 10, 2017Updated 9 years ago
- Board files for building PYNQ linux for Zybo☆14Mar 30, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PYNQ-T9 repo. Use antminer t9 (with 1GbE) as PYNQ devboard.☆17Nov 7, 2024Updated last year
- JESD204B core for Migen/MiSoC☆37May 5, 2021Updated 5 years ago
- ☆28Mar 29, 2018Updated 8 years ago
- Source files for Getting to Know Vivado course☆19Sep 2, 2020Updated 6 years ago
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 14 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- Tool to create a devicetree from a sopcinfo file generated by Altera☆10Feb 1, 2022Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- FIR Filter C code example for GNU Radio's 2013 GSoC Zynq project☆14Sep 11, 2013Updated 13 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Visualization of multiple tandem mass spectrometry data☆10Jun 15, 2020Updated 6 years ago
- Mixed Integer Quadratic Programming for Python (using MINLP-solver Bonmin)☆14Mar 12, 2018Updated 8 years ago
- Tutorial on installing QEMU to simulate Zynq Devices with Petalinux☆24Jun 6, 2017Updated 9 years ago
- A Circuit Python module for sending and receiving infrared signals☆11Jan 20, 2018Updated 8 years ago
- A library for writing Fuzzers for property-based testing in Aiken☆11Sep 26, 2026Updated last month
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- ☆11Sep 22, 2022Updated 4 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆33Aug 25, 2021Updated 5 years ago
- Plotting utilities for mass spectrometry data☆10Jun 25, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is a python tutorial for ophthalmologist☆11Aug 23, 2019Updated 7 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆30Oct 6, 2021Updated 5 years ago
- The Go programming language☆15Aug 27, 2018Updated 8 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- SDSoC example projects☆13Mar 13, 2021Updated 5 years ago
- Cortex-M0 DesignStart Wrapper☆24Aug 11, 2019Updated 7 years ago