sea212 / Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsocLinks
This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It can be build for Xilinx Zynq FPGA. A SD-Card image for the ZC706 evaluation board is included, containing the implementation and a petalinux build. This project is part of a bachelor thesis in applied computer s…
☆12Updated 8 years ago
Alternatives and similar repositories for Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsoc
Users that are interested in Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsoc are comparing it to the libraries listed below
Sorting:
- ☆84Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- ☆19Updated 7 years ago
- ☆45Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Caffe to VHDL☆67Updated 4 years ago
- ☆39Updated 8 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 6 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 6 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆52Updated 7 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- ☆66Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Python FIR Filter Package for Xilinx Pynq Board☆29Updated 7 years ago
- ☆29Updated 7 years ago
- ☆88Updated 5 years ago
- Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning☆17Updated 8 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆54Updated 7 years ago