sea212 / Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsocLinks
This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It can be build for Xilinx Zynq FPGA. A SD-Card image for the ZC706 evaluation board is included, containing the implementation and a petalinux build. This project is part of a bachelor thesis in applied computer s…
☆12Updated 9 years ago
Alternatives and similar repositories for Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsoc
Users that are interested in Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsoc are comparing it to the libraries listed below
Sorting:
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- ☆83Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- ☆19Updated 8 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 6 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆100Updated last year
- ☆90Updated 5 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆163Updated 8 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Updated 7 years ago
- ☆46Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- Caffe to VHDL☆68Updated 5 years ago