sea212 / Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsoc
This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It can be build for Xilinx Zynq FPGA. A SD-Card image for the ZC706 evaluation board is included, containing the implementation and a petalinux build. This project is part of a bachelor thesis in applied computer s…
☆12Updated 7 years ago
Related projects: ⓘ
- ☆19Updated 7 years ago
- Design contest for DAC 2018☆17Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 5 years ago
- verilog CNN generator for FPGA☆32Updated 3 years ago
- ☆43Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆86Updated 5 years ago
- ☆15Updated this week
- ☆82Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 4 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Updated 6 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆42Updated 6 years ago
- Caffe to VHDL☆66Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆26Updated 4 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆47Updated 7 years ago
- SDSoC, Computer Vision and Machine Learning☆18Updated 5 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆30Updated 6 years ago
- ☆43Updated 6 years ago
- PYNQ demo as seen at FPL 2018☆20Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆103Updated 7 years ago
- Accelerating DNN inference and training on Zynq☆14Updated 4 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- ☆10Updated this week
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- ☆39Updated 7 years ago