sea212 / Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsoc
This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It can be build for Xilinx Zynq FPGA. A SD-Card image for the ZC706 evaluation board is included, containing the implementation and a petalinux build. This project is part of a bachelor thesis in applied computer s…
☆12Updated 8 years ago
Alternatives and similar repositories for Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsoc:
Users that are interested in Implementation-of-an-artificial-neural-network-on-a-zynq7045-fpga-using-sdsoc are comparing it to the libraries listed below
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- ☆19Updated 7 years ago
- ☆83Updated 4 years ago
- ☆45Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- Design contest for DAC 2018☆17Updated 6 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆149Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 7 years ago
- ☆87Updated 4 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- PYNQ demo as seen at FPL 2018☆21Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- Caffe to VHDL☆67Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- ☆65Updated 2 years ago
- ☆29Updated 7 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆23Updated 3 years ago
- ☆39Updated 7 years ago