WenqiJiang / FPGA-Based-RNN-Accelerator-Using-Vivado-HLS
This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code into Hardware Description Languages (HDL).
☆20Updated 5 years ago
Related projects: ⓘ
- Convolutional Neural Network Using High Level Synthesis☆81Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆32Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆20Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆86Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 2 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆39Updated 4 months ago
- ☆43Updated 6 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆28Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆42Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆74Updated 5 years ago
- ☆58Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆13Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆47Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆26Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆10Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆86Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆103Updated 7 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆20Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆84Updated 9 months ago