eejlny / S2NN-HLS
Spiking neural network for Zynq devices with Vivado HLS
☆33Updated 7 years ago
Alternatives and similar repositories for S2NN-HLS:
Users that are interested in S2NN-HLS are comparing it to the libraries listed below
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 weeks ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆55Updated last year
- ☆16Updated 3 years ago
- Spiking Neural Network RTL Implementation☆53Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- ☆17Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆15Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- A repository FPGA-friendly SNN models☆32Updated 4 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- ☆24Updated 2 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆12Updated last year
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- FPGA Design of a Spiking Neural Network.☆38Updated 10 months ago
- ☆89Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆17Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago