eejlny / S2NN-HLS
Spiking neural network for Zynq devices with Vivado HLS
☆27Updated 6 years ago
Related projects: ⓘ
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆50Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- ☆12Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆14Updated 4 years ago
- ☆16Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆50Updated 3 years ago
- Spiking Neural Network RTL Implementation☆41Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆20Updated 5 years ago
- A repository FPGA-friendly SNN models☆27Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- ☆21Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆34Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆19Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆47Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆20Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆21Updated 3 years ago
- ☆81Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆10Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago