eejlny / S2NN-HLS
Spiking neural network for Zynq devices with Vivado HLS
☆30Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for S2NN-HLS
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆55Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆40Updated last year
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆21Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- ☆13Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- ☆17Updated 3 years ago
- Spiking Neural Network RTL Implementation☆45Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- A repository FPGA-friendly SNN models☆28Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆34Updated 4 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆20Updated 4 years ago
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- ☆23Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆16Updated last year