yzwangfeng / reram-synthesisLinks
A synthesis flow for hybrid processing-in-RRAM modes
☆12Updated 3 years ago
Alternatives and similar repositories for reram-synthesis
Users that are interested in reram-synthesis are comparing it to the libraries listed below
Sorting:
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆16Updated 3 years ago
- ☆35Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 2 weeks ago
- ☆10Updated 2 years ago
- ☆26Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆12Updated 2 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated 3 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- ☆15Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- DASS HLS Compiler☆29Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year
- An infrastructure for integrated EDA☆41Updated last year
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ☆24Updated 4 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆18Updated last week