yzwangfeng / reram-synthesis
A synthesis flow for hybrid processing-in-RRAM modes
☆12Updated 3 years ago
Alternatives and similar repositories for reram-synthesis:
Users that are interested in reram-synthesis are comparing it to the libraries listed below
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆16Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 2 weeks ago
- ☆26Updated 11 months ago
- ☆34Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A graph linear algebra overlay☆51Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆31Updated last month
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last month
- DASS HLS Compiler☆29Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆32Updated this week
- ☆15Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆12Updated 7 months ago
- ☆57Updated last year
- ☆25Updated 10 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆26Updated 7 years ago
- CGRA framework with vectorization support.☆27Updated last week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 6 months ago
- ☆40Updated 2 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago