yzwangfeng / reram-synthesisLinks
A synthesis flow for hybrid processing-in-RRAM modes
☆12Updated 4 years ago
Alternatives and similar repositories for reram-synthesis
Users that are interested in reram-synthesis are comparing it to the libraries listed below
Sorting:
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Using e-graphs for logic synthesis☆30Updated this week
- CGRA framework with vectorization support.☆42Updated last week
- ☆25Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆13Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- ☆17Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 9 months ago
- ☆18Updated 3 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- ☆36Updated 4 years ago
- ☆24Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 3 weeks ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 4 months ago
- ☆14Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Updated 9 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆11Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆29Updated 8 years ago
- ☆60Updated 2 years ago