yzwangfeng / reram-synthesis
A synthesis flow for hybrid processing-in-RRAM modes
☆12Updated 3 years ago
Alternatives and similar repositories for reram-synthesis:
Users that are interested in reram-synthesis are comparing it to the libraries listed below
- DASS HLS Compiler☆29Updated last year
- ☆16Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- A graph linear algebra overlay☆51Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆35Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- ☆25Updated 11 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 2 weeks ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated 3 weeks ago
- ☆59Updated last year
- ☆26Updated 11 months ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆32Updated 2 months ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆14Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated 3 weeks ago
- An infrastructure for integrated EDA☆38Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- CGRA framework with vectorization support.☆29Updated this week
- DATuner Repository☆18Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 6 months ago
- ☆10Updated 2 years ago