yzwangfeng / reram-synthesisLinks
A synthesis flow for hybrid processing-in-RRAM modes
☆12Updated 4 years ago
Alternatives and similar repositories for reram-synthesis
Users that are interested in reram-synthesis are comparing it to the libraries listed below
Sorting:
- ☆25Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- CGRA framework with vectorization support.☆35Updated this week
- A graph linear algebra overlay☆51Updated 2 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year
- ☆16Updated 3 years ago
- ACM TODAES Best Paper Award, 2022☆30Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 5 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆70Updated 7 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 3 weeks ago
- DASS HLS Compiler☆29Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Updated 7 months ago
- ☆36Updated 4 years ago
- ☆59Updated 2 years ago
- ☆36Updated 7 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆44Updated this week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 11 months ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆24Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago