yzwangfeng / reram-synthesisLinks
A synthesis flow for hybrid processing-in-RRAM modes
☆12Updated 4 years ago
Alternatives and similar repositories for reram-synthesis
Users that are interested in reram-synthesis are comparing it to the libraries listed below
Sorting:
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆16Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆24Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆25Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 3 months ago
- ☆36Updated 4 years ago
- ☆16Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated last week
- ☆28Updated 7 years ago
- ☆14Updated 2 years ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- DATuner Repository☆18Updated 6 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- CGRA framework with vectorization support.☆34Updated last week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- ☆58Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆33Updated 4 months ago