yzwangfeng / reram-synthesisLinks
A synthesis flow for hybrid processing-in-RRAM modes
☆12Updated 4 years ago
Alternatives and similar repositories for reram-synthesis
Users that are interested in reram-synthesis are comparing it to the libraries listed below
Sorting:
- CGRA framework with vectorization support.☆35Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆16Updated 3 years ago
- ☆24Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆25Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 6 months ago
- ☆16Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- ☆58Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆40Updated last week
- DASS HLS Compiler☆29Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆59Updated last month
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 4 months ago
- DATuner Repository☆18Updated 7 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- ☆29Updated 7 years ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆44Updated 5 months ago
- ☆19Updated 2 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 9 months ago