yzwangfeng / reram-synthesisLinks
A synthesis flow for hybrid processing-in-RRAM modes
☆12Updated 4 years ago
Alternatives and similar repositories for reram-synthesis
Users that are interested in reram-synthesis are comparing it to the libraries listed below
Sorting:
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- CGRA framework with vectorization support.☆35Updated 2 weeks ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- ☆16Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆29Updated 8 years ago
- ☆14Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆44Updated 6 months ago
- ☆25Updated last year
- ☆24Updated 4 years ago
- ☆16Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 10 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated last year
- An infrastructure for integrated EDA☆41Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆36Updated 4 years ago
- DATuner Repository☆18Updated 7 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆43Updated 2 weeks ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆19Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- ☆19Updated 2 years ago