SPbSAT / cirboLinks
☆22Updated last month
Alternatives and similar repositories for cirbo
Users that are interested in cirbo are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated last year
- ☆16Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 3 months ago
- Research paper based on or related to ABC.☆49Updated 3 weeks ago
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- ☆12Updated 2 years ago
- GPU-based logic synthesis tool☆86Updated last month
- AIGER And-Inverter-Graph Library☆85Updated 2 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 7 months ago
- A logic synthesis tool☆77Updated 3 weeks ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 6 months ago
- ☆28Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- ☆24Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆20Updated 3 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆31Updated 3 weeks ago
- ☆22Updated last year
- Problems and Results of IWLS 2023 Programming Contest☆17Updated 3 months ago
- ☆19Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆16Updated 2 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- EPFL logic synthesis benchmarks☆203Updated 2 weeks ago
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- An advanced header-only exact synthesis library☆27Updated 2 years ago