SPbSAT / cirboLinks
Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis
☆32Updated 2 weeks ago
Alternatives and similar repositories for cirbo
Users that are interested in cirbo are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- ☆19Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated last month
- ☆13Updated 3 years ago
- An advanced circuit-based sat solver☆36Updated 11 months ago
- Research paper based on or related to ABC.☆70Updated 3 weeks ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 10 months ago
- Problems and Results of IWLS 2022 Programming Contest☆21Updated 9 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆27Updated 7 months ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41Updated 8 months ago
- Arithmetic multiplier benchmarks☆12Updated 8 years ago
- ☆16Updated 7 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Updated 3 months ago
- AIGER And-Inverter-Graph Library☆97Updated last month
- Awesome machine learning for logic synthesis☆30Updated 3 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22Updated 8 months ago
- Hardware Formal Verification Tool☆86Updated last week
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 5 years ago
- BTOR2 MLIR project☆26Updated 2 years ago
- A logic synthesis tool☆84Updated 5 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- ☆31Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 10 months ago