SPbSAT / cirboLinks
☆30Updated 3 weeks ago
Alternatives and similar repositories for cirbo
Users that are interested in cirbo are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- ☆18Updated 5 years ago
- Research paper based on or related to ABC.☆64Updated last month
- ☆12Updated 2 years ago
- Problems and Results of IWLS 2022 Programming Contest☆20Updated 8 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 8 months ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 7 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- A logic synthesis tool☆83Updated 3 months ago
- ☆16Updated 7 years ago
- GPU-based logic synthesis tool☆97Updated last month
- An advanced circuit-based sat solver☆36Updated 10 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆11Updated last month
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- An advanced header-only exact synthesis library☆29Updated 3 years ago
- Arithmetic multiplier benchmarks☆11Updated 8 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆37Updated 7 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated last year
- ☆26Updated last year
- Hardware Formal Verification Tool☆76Updated this week