SPbSAT / cirbo
☆16Updated last month
Alternatives and similar repositories for cirbo:
Users that are interested in cirbo are comparing it to the libraries listed below
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 6 months ago
- ☆16Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆24Updated 2 years ago
- ☆12Updated 2 years ago
- ☆15Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 3 months ago
- C++ header-only exact synthesis library☆16Updated 2 years ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- Research paper based on or related to ABC.☆32Updated 2 weeks ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- ☆21Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆22Updated 9 months ago
- ☆28Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆49Updated 4 months ago
- Problems and Results of IWLS 2023 Programming Contest☆16Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆9Updated 5 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆25Updated 2 weeks ago
- Logic optimization and technology mapping tool.☆18Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆25Updated 11 months ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- Optimization results for superconducting electronic (SCE) circuits☆12Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago