SPbSAT / cirboLinks
☆24Updated 2 weeks ago
Alternatives and similar repositories for cirbo
Users that are interested in cirbo are comparing it to the libraries listed below
Sorting:
- ☆18Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆18Updated 6 months ago
- Research paper based on or related to ABC.☆55Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- ☆12Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- Logic optimization and technology mapping tool.☆19Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 10 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆30Updated last year
- GPU-based logic synthesis tool☆92Updated 2 months ago
- ☆23Updated last year
- A high-efficiency hybrid solving CEC algorithm☆14Updated 2 years ago
- A logic synthesis tool☆82Updated last month
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- ☆41Updated last year
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 5 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 3 months ago
- ☆20Updated 3 years ago
- ☆15Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- ☆27Updated last year
- EPFL logic synthesis benchmarks☆214Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year