Alternatives and similar repositories for ACEC_benchmarks

Users that are interested in ACEC_benchmarks are comparing it to the libraries listed below

• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 7 months ago
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• iscas-tis / CHA
  ☆19Updated 10 months ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆18Updated last week
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆21Updated 2 months ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆11Updated 11 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 4 months ago
• gpt4rtl / AutoSVA2
  ☆15Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆32Updated 10 months ago
• sterin / super-prove-build
  ☆13Updated 4 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 3 years ago
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆14Updated 2 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆14Updated 2 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated last year
• euphoric-hardware / rtl-simulation-reading
  ☆14Updated 2 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated last year
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆11Updated 8 months ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 8 years ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆13Updated last month
• efeslab / hardware-bugbase
  ☆18Updated 11 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• achieve-lab / assertion_data_for_LLM
  ☆15Updated 4 months ago