ycunxi / ACEC_benchmarksLinks
Arithmetic multiplier benchmarks
☆11Updated 7 years ago
Alternatives and similar repositories for ACEC_benchmarks
Users that are interested in ACEC_benchmarks are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 8 months ago
- ☆16Updated 4 years ago
- ☆10Updated 5 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆22Updated 2 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last week
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- ☆13Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- ☆19Updated 11 months ago
- ☆13Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Updated last year
- ☆16Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆18Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- ☆16Updated this week
- ☆18Updated 2 years ago
- ☆10Updated 3 years ago
- A high-efficiency hybrid solving CEC algorithm☆12Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆19Updated 2 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- This is a python repo for flattening Verilog☆18Updated last month
- ☆15Updated 4 months ago
- BTOR2 MLIR project☆26Updated last year
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago