ycunxi / ACEC_benchmarksLinks
Arithmetic multiplier benchmarks
☆11Updated 7 years ago
Alternatives and similar repositories for ACEC_benchmarks
Users that are interested in ACEC_benchmarks are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Updated last year
- ☆12Updated 2 years ago
- ☆16Updated 4 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 7 months ago
- ☆10Updated 5 years ago
- ☆19Updated 10 months ago
- Open-source RTL logic simulator with CUDA acceleration☆18Updated last week
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated 11 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- ☆15Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- ☆13Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- ☆13Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Updated last year
- ☆14Updated 2 months ago
- ☆11Updated 3 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆15Updated 6 years ago
- RISC-V Formal in Chisel☆11Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 8 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 8 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆13Updated last month
- ☆18Updated 11 months ago
- BTOR2 MLIR project☆25Updated last year
- ☆15Updated 4 months ago