Arithmetic multiplier benchmarks
☆12Nov 13, 2017Updated 8 years ago
Alternatives and similar repositories for ACEC_benchmarks
Users that are interested in ACEC_benchmarks are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆19Jul 12, 2024Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆13Feb 6, 2021Updated 5 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆15May 24, 2023Updated 2 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- ☆20Jun 12, 2024Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 11 months ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- ☆19Jan 2, 2026Updated 2 months ago
- ☆21Nov 18, 2022Updated 3 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 10 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Feb 26, 2026Updated last week
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Feb 8, 2026Updated 3 weeks ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- LEC - Logic Equivalence Checking - Formal Verification☆33Updated this week
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year