Alternatives and similar repositories for multgen:

Users that are interested in multgen are comparing it to the libraries listed below

• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated last month
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆22Updated last month
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago
• amahzoon / genmul
  ☆15Updated 4 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• iscas-tis / CHA
  ☆17Updated 7 months ago
• gipsyh / rIC3
  Hardware Model Checker
  ☆30Updated this week
• efeslab / hardware-bugbase
  ☆17Updated 8 months ago
• morenes / AutoCC
  Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…
  ☆16Updated 3 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆40Updated last week
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆15Updated 4 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆27Updated 7 months ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 2 months ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated 10 months ago
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 3 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆48Updated last year
• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 4 months ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• wincle626 / HLS_Legup
  ☆26Updated 7 years ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• icgrp / hipr
  ☆15Updated 2 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year