cuhk-eda / InstantGRLinks
GPU-Accelerated Global Router
☆15Updated 6 months ago
Alternatives and similar repositories for InstantGR
Users that are interested in InstantGR are comparing it to the libraries listed below
Sorting:
- ☆44Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- GPU-based logic synthesis tool☆81Updated 10 months ago
- ☆10Updated last month
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- ☆30Updated 4 years ago
- ☆13Updated 11 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆39Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆48Updated 4 months ago
- ☆56Updated 4 years ago
- ☆20Updated 4 months ago
- DATC RDF☆50Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- A parallel global router using the Galois framework☆29Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated this week
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆145Updated last month
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 10 months ago
- The first version of TritonPart☆26Updated last year
- UCSD Detailed Router☆87Updated 4 years ago
- Artificial Netlist Generator☆39Updated last year
- ☆31Updated 3 years ago
- ☆18Updated 6 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago