cuhk-eda / InstantGR
GPU-Accelerated Global Router
☆14Updated 3 months ago
Alternatives and similar repositories for InstantGR:
Users that are interested in InstantGR are comparing it to the libraries listed below
- GPU-based logic synthesis tool☆81Updated 7 months ago
- ☆28Updated 4 years ago
- ☆44Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆39Updated last month
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆53Updated 4 years ago
- ☆9Updated last week
- Artificial Netlist Generator☆36Updated 11 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- ☆29Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- A parallel global router using the Galois framework☆27Updated last year
- ☆52Updated 3 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆115Updated 2 months ago
- DATC RDF☆49Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- ☆20Updated last month
- The first version of TritonPart☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆42Updated 3 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆123Updated 7 months ago
- ☆28Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆137Updated last week
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 6 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆28Updated 4 months ago
- UCSD Detailed Router☆84Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆43Updated last month
- ☆25Updated 10 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated 11 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago