cuhk-eda / InstantGRLinks
GPU-Accelerated Global Router
☆24Updated last year
Alternatives and similar repositories for InstantGR
Users that are interested in InstantGR are comparing it to the libraries listed below
Sorting:
- GPU-based logic synthesis tool☆97Updated 2 weeks ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆148Updated 5 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆58Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆70Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- ☆34Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- ☆89Updated 5 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆162Updated 7 months ago
- ☆48Updated last year
- The first version of TritonPart☆29Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆74Updated last week
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆187Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- ☆31Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆84Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆133Updated last year
- ☆77Updated 6 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 11 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆23Updated last year
- ☆38Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- ☆20Updated 11 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- DATC RDF☆50Updated 5 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated 2 weeks ago