cuhk-eda / InstantGR
GPU-Accelerated Global Router
☆12Updated 2 months ago
Alternatives and similar repositories for InstantGR:
Users that are interested in InstantGR are comparing it to the libraries listed below
- ☆40Updated last year
- ☆9Updated 2 weeks ago
- ☆26Updated 4 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆34Updated last week
- ☆29Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- GPU-based logic synthesis tool☆79Updated 6 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- ☆51Updated 3 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆26Updated 2 months ago
- ☆20Updated 2 weeks ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 5 months ago
- Artificial Netlist Generator☆36Updated 10 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 5 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆126Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- ☆24Updated last year
- ☆23Updated 3 years ago
- DATC RDF☆49Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆17Updated last year
- The first version of TritonPart☆23Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- ☆10Updated 2 years ago
- Timing prediction dataset download and instructions.☆13Updated last year
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆28Updated last year