pku-dasys / cocoonLinks
An infrastructure for integrated EDA
☆41Updated last year
Alternatives and similar repositories for cocoon
Users that are interested in cocoon are comparing it to the libraries listed below
Sorting:
- EDA wiki☆54Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated 3 weeks ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆44Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- ☆59Updated last week
- sram/rram/mram.. compiler☆35Updated last year
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆31Updated 2 years ago
- ☆16Updated 3 years ago
- DATC RDF☆50Updated 4 years ago
- Next generation CGRA generator☆111Updated last week
- An integrated CGRA design framework☆89Updated 2 months ago
- EDA physical synthesis optimization kit☆57Updated last year
- ☆33Updated 5 years ago
- A configurable SRAM generator☆50Updated this week
- Open source process design kit for 28nm open process☆56Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ☆105Updated 5 years ago