pku-dasys / cocoonLinks
An infrastructure for integrated EDA
☆41Updated 2 years ago
Alternatives and similar repositories for cocoon
Users that are interested in cocoon are comparing it to the libraries listed below
Sorting:
- EDA wiki☆53Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆55Updated last week
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 3 months ago
- ☆27Updated 7 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- ☆16Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆59Updated this week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- EDA wiki☆131Updated 4 months ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- ☆44Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- ☆47Updated last month
- DASS HLS Compiler☆29Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated last month
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Next generation CGRA generator☆112Updated this week
- CGRA framework with vectorization support.☆33Updated this week
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- An integrated CGRA design framework☆90Updated 4 months ago
- ☆60Updated 3 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago