Alternatives and similar repositories for 2022-ICCAD-Problem-B:

Users that are interested in 2022-ICCAD-Problem-B are comparing it to the libraries listed below

• jacky860226 / ICCAD-2021-B
  ICCAD-2021-B
  ☆12Updated 3 years ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆28Updated last year
• curry0622 / VLSI-Physical-Design-Automation
  NTHU CS6135 VLSI Physical Design Automation (2022 Fall)
  ☆12Updated 2 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆109Updated last month
• liangrj2014 / ISPD24_contest
  ☆20Updated 2 weeks ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆39Updated 6 years ago
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆26Updated 2 months ago
• cuhk-eda / cu-gr-2
  ☆40Updated last year
• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆21Updated 5 months ago
• jkim971201 / SkyPlace
  ☆13Updated 4 months ago
• cuhk-eda / InstantGR
  GPU-Accelerated Global Router
  ☆12Updated 2 months ago
• tsung-wei-huang / ece5960-physical-design
  ☆38Updated 2 years ago
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆19Updated last year
• TimingPredict / Dataset
  Timing prediction dataset download and instructions.
  ☆13Updated last year
• bu-icsg / TAP-2.5D
  ☆23Updated 3 years ago
• UMN-EDA / BeGAN-benchmarks
  ☆24Updated last year
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆23Updated last year
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆19Updated 2 months ago
• asyncvlsi / lefdef
  Mirror of the Si2 LEF/DEF parser (v5.8)
  ☆13Updated 3 years ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆71Updated 7 years ago
• airjerry1216 / VLSI-Physical-Design-Automation
  NTHU CS6135 VLSI實體設計自動化
  ☆10Updated 2 years ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆39Updated 4 months ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆98Updated 10 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆79Updated 6 months ago
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆26Updated 2 years ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆40Updated 2 months ago
• zshi0616 / python-deepgate
  ☆21Updated 7 months ago
• ABKGroup / TritonRoute-WXL
  ☆26Updated 4 years ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆35Updated 10 months ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆126Updated last year