Alternatives and similar repositories for 2022-ICCAD-Problem-B

Users that are interested in 2022-ICCAD-Problem-B are comparing it to the libraries listed below

• 1z2s3e4v / 3d-placer
  iccad contest 2022 problem B
  ☆14Updated 2 years ago
• ABKGroup / MBFFClustering
  ☆11Updated 11 months ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆35Updated last week
• jacky860226 / ICCAD-2021-B
  ICCAD-2021-B
  ☆12Updated 3 years ago
• curry0622 / VLSI-Physical-Design-Automation
  NTHU CS6135 VLSI Physical Design Automation (2022 Fall)
  ☆14Updated 2 years ago
• coherent17 / 2024-ICCAD-Problem-B
  Power and Timing Optimization Using MBFF
  ☆17Updated 5 months ago
• cuhk-eda / cu-gr-2
  ☆43Updated last year
• jkim971201 / SkyPlace
  ☆17Updated 8 months ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆26Updated last year
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆41Updated 6 years ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆41Updated 4 years ago
• recurme / Mixed-Cell-Height_legalizer
  ☆10Updated 9 months ago
• zshi0616 / python-deepgate
  ☆22Updated 10 months ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆22Updated 6 months ago
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆58Updated last week
• bu-icsg / TAP-2.5D
  ☆32Updated 3 years ago
• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆22Updated 8 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆48Updated 7 months ago
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆37Updated 6 months ago
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆26Updated 2 weeks ago
• liangrj2014 / ISPD24_contest
  ☆20Updated 4 months ago
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆120Updated last week
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆81Updated 2 weeks ago
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆21Updated 2 years ago
• tsung-wei-huang / ece5960-physical-design
  ☆38Updated 2 years ago
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆28Updated 3 years ago
• ABKGroup / TritonRoute-WXL
  ☆30Updated 4 years ago
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆104Updated last year
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆40Updated this week
• ABKGroup / PROBE_SMT_AutoCell
  ☆18Updated last year