Alternatives and similar repositories for 2022-ICCAD-Problem-B

Users that are interested in 2022-ICCAD-Problem-B are comparing it to the libraries listed below

• 1z2s3e4v / 3d-placer
  iccad contest 2022 problem B
  ☆16Updated 3 years ago
• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆32Updated 2 years ago
• jacky860226 / ICCAD-2021-B
  ICCAD-2021-B
  ☆12Updated 4 years ago
• zshi0616 / python-deepgate
  ☆25Updated last year
• ABKGroup / MBFFClustering
  ☆12Updated last year
• EricLu1218 / Physical_Design_Automation
  NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…
  ☆42Updated 2 months ago
• ABKGroup / TritonPart
  The first version of TritonPart
  ☆29Updated last year
• bu-icsg / TAP-2.5D
  ☆34Updated 4 years ago
• cuhk-eda / cu-gr-2
  ☆47Updated last year
• liangrj2014 / ISPD24_contest
  ☆20Updated 9 months ago
• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆142Updated 4 months ago
• curry0622 / VLSI-Physical-Design-Automation
  NTHU CS6135 VLSI Physical Design Automation (2022 Fall)
  ☆17Updated 2 years ago
• NVlabs / INSTA
  ☆88Updated 4 months ago
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆54Updated 4 months ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆66Updated 4 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆27Updated last year
• NTU-LaDS-II / FAN_ATPG
  FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
  ☆97Updated 4 months ago
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆57Updated 9 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆58Updated 5 months ago
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆53Updated last year
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆106Updated last year
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆65Updated 2 weeks ago
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆30Updated 3 years ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆23Updated last year
• coherent17 / 2024-ICCAD-Problem-B
  Power and Timing Optimization Using MBFF
  ☆19Updated 5 months ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆43Updated 6 years ago
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆34Updated 3 months ago
• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆21Updated last year
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆73Updated 2 weeks ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆183Updated 5 months ago