saleh1204 / sis

Related projects ⓘ

Alternatives and complementary repositories for sis

• amahzoon / genmul
  ☆14Updated 3 years ago
• gipsyh / rIC3
  A high-performance implementation of the IC3/PDR algorithm in Rust.
  ☆16Updated this week
• fangwenji / tacas23-wasim
  ☆12Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆25Updated 4 months ago
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆28Updated last month
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆17Updated last year
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆15Updated last month
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆13Updated 4 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆13Updated last month
• Entropy-xcy / sns
  ☆12Updated 2 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆17Updated 7 months ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• upscale-project / generic-sqed-demo
  ☆11Updated 3 years ago
• cure-lab / DeepGate2
  ☆14Updated last year
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆17Updated last year
• iscas-tis / CHA
  ☆14Updated 4 months ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆15Updated last week
• Yu-Maryland / Verilog-to-PyG
  ☆20Updated 6 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆20Updated 2 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆15Updated 10 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆35Updated 2 months ago
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆47Updated 2 weeks ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 5 years ago
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆17Updated 4 months ago
• efeslab / hardware-bugbase
  ☆16Updated 5 months ago
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆24Updated 2 years ago
• pku-dasys / easymac
  ☆15Updated 2 years ago