saleh1204 / sisLinks
Logic Synthesis System from UC Berkeley (Unofficial Distribution)
☆15Updated 6 years ago
Alternatives and similar repositories for sis
Users that are interested in sis are comparing it to the libraries listed below
Sorting:
- ☆16Updated 4 years ago
- ☆10Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- ☆17Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆18Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- ☆15Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- A Formal Verification Framework for Chisel☆18Updated last year
- ☆15Updated last year
- ☆12Updated 2 years ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- Research paper based on or related to ABC.☆43Updated last week
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆16Updated last year
- RISC-V Formal in Chisel☆11Updated last year
- ☆11Updated 3 years ago
- This is a repo to store circuit design datasets☆17Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 8 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 7 months ago
- A high-efficiency hybrid solving CEC algorithm☆11Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- Logic optimization and technology mapping tool.☆18Updated last year
- ☆15Updated 7 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago