saleh1204 / sisView external linksLinks
Logic Synthesis System from UC Berkeley (Unofficial Distribution)
☆15Jun 4, 2019Updated 6 years ago
Alternatives and similar repositories for sis
Users that are interested in sis are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- ☆15May 24, 2023Updated 2 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- A generic parser and tool package for the BTOR2 format.☆46Sep 18, 2025Updated 4 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- ☆19Jul 12, 2024Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Apr 9, 2025Updated 10 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- Help people understand the ZKP mooc course of Berkeley☆14Feb 10, 2023Updated 3 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- Logic synthesis system from UC Berkeley☆47Feb 26, 2025Updated 11 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Aug 15, 2025Updated 6 months ago
- GNN-RE datasets for circuit recognition☆56May 16, 2023Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago