Alternatives and similar repositories for sis

Users that are interested in sis are comparing it to the libraries listed below

• amahzoon / genmul
  ☆16Updated 4 years ago
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆19Updated 2 months ago
• gpt4rtl / AutoSVA2
  ☆16Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆33Updated 11 months ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆19Updated 6 months ago
• HybridCEC / Hybrid-CEC
  A high-efficiency hybrid solving CEC algorithm
  ☆12Updated 2 years ago
• Entropy-xcy / sns
  ☆18Updated 2 years ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆10Updated 8 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆22Updated 2 months ago
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 3 years ago
• ycunxi / ACEC_benchmarks
  Arithmetic multiplier benchmarks
  ☆11Updated 7 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆18Updated last month
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago
• cure-lab / DeepGate2
  ☆15Updated 2 years ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆44Updated 2 weeks ago
• sterin / super-prove-build
  ☆13Updated 4 years ago
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆18Updated last year
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆18Updated last year
• panhomyoung / phySAT
  Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.
  ☆16Updated last year
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆13Updated 8 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆31Updated 7 months ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated last year
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated last month
• shaowei-cai-group / X-SAT
  An advanced circuit-based sat solver
  ☆24Updated 4 months ago
• iscas-tis / CHA
  ☆19Updated 11 months ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year