☆98Nov 12, 2025Updated 11 months ago
Alternatives and similar repositories for yosys-sta
Users that are interested in yosys-sta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 太原理工大学先进计算机系统研究实验室（“一生一芯”工作室）辅助教学使用的前置知识讲义☆21Sep 23, 2026Updated last month
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- NJU Virtual Board☆342Oct 12, 2026Updated 2 weeks ago
- ☆68Aug 5, 2024Updated 2 years ago
- A tool to compile your RTL files into GDSII layouts.☆12Sep 9, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ☆90Oct 23, 2026Updated last week
- ☆21May 26, 2025Updated last year
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated last month
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- ☆10Jul 23, 2025Updated last year
- ☆73Oct 23, 2026Updated last week
- An open-source EDA infrastructure and tools from netlist to GDS☆556Jul 9, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- only display GPU☆10Mar 6, 2025Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆15Jul 28, 2026Updated 3 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆30Jan 2, 2025Updated last year
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- ☆30Jun 19, 2025Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆219Sep 24, 2026Updated last month
- (NSCSCC 2026 Second Prize) A high-performance out-of-order superscalar LA32R processor for AI Agents☆29Sep 2, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆79Apr 23, 2023Updated 3 years ago
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- A template project for beginning new Chisel work☆710Feb 24, 2026Updated 8 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- AXI协议规范中文翻译版☆197Jul 5, 2022Updated 4 years ago
- ☆100Oct 23, 2026Updated last week
- Chisel implementation of Neural Processing Unit for System on the Chip☆39Oct 15, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- Digital Design with Chisel☆943Updated this week
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- ☆17Mar 26, 2025Updated last year
- EDA wiki☆138Nov 3, 2025Updated 11 months ago