OSCPU / yosys-staLinks
☆74Updated 3 months ago
Alternatives and similar repositories for yosys-sta
Users that are interested in yosys-sta are comparing it to the libraries listed below
Sorting:
- ☆86Updated 3 months ago
- ☆66Updated 11 months ago
- ☆67Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Pick your favorite language to verify your chip.☆60Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated last month
- ☆68Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- ☆176Updated last month
- Documentation for XiangShan Design☆29Updated 2 weeks ago
- ☆93Updated this week
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- A RISC-V RV32I ISA Single Cycle CPU☆24Updated 2 months ago
- ☆43Updated 3 years ago
- ☆18Updated 2 years ago
- 关于移植模型至gemmini的文档☆28Updated 3 years ago
- A framework for building hardware verification platform using software method☆22Updated 2 months ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆15Updated 11 months ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago
- ☆24Updated this week
- ☆64Updated 2 years ago
- Collect some IC textbooks for learning.☆150Updated 2 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆37Updated 2 weeks ago
- A Study of the SiFive Inclusive L2 Cache☆64Updated last year
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago