☆97Nov 12, 2025Updated 8 months ago
Alternatives and similar repositories for yosys-sta
Users that are interested in yosys-sta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- 太原理工大学先进计算机系统研究实验室（“一生一芯”工作室）辅助教学使用的前置知识讲义☆17Updated this week
- NJU Virtual Board☆325Mar 24, 2026Updated 4 months ago
- ☆67Aug 5, 2024Updated 2 years ago
- ☆78Aug 3, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 27, 2025Updated 11 months ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆536Jul 9, 2026Updated last month
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- ☆15Jul 28, 2026Updated 2 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Oct 14, 2024Updated last year
- ☆71Jul 30, 2026Updated last week
- AI Chip project☆34Jul 14, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆80Apr 23, 2023Updated 3 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- ☆21May 26, 2025Updated last year
- ☆244Jun 25, 2025Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆34Updated this week
- ☆96Aug 4, 2026Updated last week
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- ☆19Jan 13, 2026Updated 6 months ago
- EDA wiki☆138Nov 3, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Jan 20, 2023Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆29Jan 2, 2025Updated last year
- ☆39Jul 22, 2025Updated last year
- NUDT 高级体系结构实验☆33Sep 21, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 6 months ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20May 1, 2023Updated 3 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆20Apr 7, 2026Updated 4 months ago
- AXI协议规范中文翻译版☆187Jul 5, 2022Updated 4 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A RISC-V ELF psABI Document☆851Jul 28, 2026Updated 2 weeks ago
- Documentation for XiangShan Design☆49Jul 12, 2026Updated 3 weeks ago