OSCPU / yosys-sta

Related projects: ⓘ

• OSCPU / ysyxSoC
  ☆75Updated last week
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 3 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆95Updated 2 months ago
• ysyx-ta / ysyx-summer-readings
  ☆55Updated last month
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆47Updated 2 years ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆25Updated 5 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 6 months ago
• OSCPU / ysyx-workbench
  ☆108Updated 2 weeks ago
• OSCPU / chisel-playground
  ☆54Updated 2 months ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆50Updated last year
• OSCPU / ysyx-exam
  ☆18Updated 9 months ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆20Updated last year
• RV-BOSC / OpenNoC
  ☆46Updated last month
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆43Updated 2 months ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆60Updated 2 years ago
• CherrySprings / CherrySprings
  ☆17Updated last year
• lizhirui / DreamCore
  ☆61Updated last year
• lizhirui / DreamCoreV2
  ☆19Updated last year
• OSCPU / oscpu-framework
  ☆43Updated this week
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆24Updated 2 years ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆34Updated last year
• OpenXiangShan / XS-Verilog-Library
  ☆35Updated 2 years ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆26Updated this week
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆120Updated 2 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆111Updated this week
• devindang / openip-hdl
  Open IP in Hardware Description Language.
  ☆12Updated last year
• Sevenqi7 / NSCSCC-2022
  2022龙芯杯个人赛三等奖作品
  ☆13Updated 11 months ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆44Updated 9 months ago
• Johnsonsky / ysyx
  ☆12Updated this week
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆119Updated 9 months ago