Alternatives and similar repositories for yosys-sta:

Users that are interested in yosys-sta are comparing it to the libraries listed below

• OSCPU / ysyxSoC
  ☆85Updated 2 months ago
• ysyx-ta / ysyx-summer-readings
  ☆65Updated 8 months ago
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆50Updated 2 years ago
• OSCPU / chisel-playground
  ☆64Updated 2 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 10 months ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆44Updated this week
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆150Updated 6 months ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆27Updated 2 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆63Updated last year
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆30Updated last year
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• OpenXiangShan / XS-Verilog-Library
  ☆41Updated 2 years ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆23Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆48Updated 5 months ago
• Jpz-sdju / trinity
  ☆21Updated 2 weeks ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆139Updated last week
• OSCPU / ysyx-exam
  ☆21Updated last year
• CherrySprings / CherrySprings
  ☆18Updated last year
• yizishun / ysyx-framework
  A framework for ysyx flow
  ☆11Updated 5 months ago
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆23Updated last week
• Clo91eaf / PUA-MIPS
  NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.
  ☆11Updated 2 weeks ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆17Updated 5 years ago
• OSCPU / ysyx-workbench
  ☆144Updated 7 months ago
• Heresyrac / Gemmini_doc
  关于移植模型至gemmini的文档
  ☆24Updated 2 years ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆63Updated 2 years ago
• iFuProcessor / iFuCore
  ☆18Updated 8 months ago
• OpenXiangShan / GEM5
  ☆77Updated this week
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆78Updated last year
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆47Updated last year