OSCPU / yosys-staLinks
☆73Updated 2 months ago
Alternatives and similar repositories for yosys-sta
Users that are interested in yosys-sta are comparing it to the libraries listed below
Sorting:
- ☆86Updated 2 months ago
- ☆66Updated 11 months ago
- ☆67Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆204Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆172Updated 8 months ago
- Pick your favorite language to verify your chip.☆51Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆68Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- ☆18Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- ☆88Updated this week
- Documentation for XiangShan Design☆29Updated this week
- ☆64Updated 2 years ago
- ☆168Updated 2 weeks ago
- A RISC-V RV32I ISA Single Cycle CPU☆24Updated last month
- ☆24Updated 3 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- ☆43Updated 3 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆35Updated this week
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- ☆151Updated last month
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- An AXI4 crossbar implementation in SystemVerilog☆161Updated 3 weeks ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- Run rocket-chip on FPGA☆68Updated 8 months ago