OSCPU / yosys-staLinks
☆86Updated 3 weeks ago
Alternatives and similar repositories for yosys-sta
Users that are interested in yosys-sta are comparing it to the libraries listed below
Sorting:
- ☆89Updated 2 months ago
- ☆67Updated last year
- ☆68Updated 9 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- Pick your favorite language to verify your chip.☆74Updated 3 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆188Updated last year
- ☆71Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆215Updated last week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆209Updated 5 months ago
- ☆32Updated 4 months ago
- ☆113Updated this week
- Modern co-simulation framework for RISC-V CPUs☆159Updated this week
- Documentation for XiangShan Design☆36Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- ☆46Updated 3 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 6 months ago
- ☆19Updated 2 years ago
- Collect some IC textbooks for learning.☆172Updated 3 years ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- ☆158Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆223Updated 3 weeks ago
- A Study of the SiFive Inclusive L2 Cache☆69Updated last year
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- ☆64Updated 3 years ago
- 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境☆30Updated last year
- Advanced Architecture Labs with CVA6☆71Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆124Updated 9 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆183Updated 3 months ago