OSCPU / yosys-staLinks
☆64Updated last month
Alternatives and similar repositories for yosys-sta
Users that are interested in yosys-sta are comparing it to the libraries listed below
Sorting:
- ☆86Updated last month
- ☆66Updated 9 months ago
- ☆67Updated 3 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆66Updated 2 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- ☆64Updated 2 years ago
- Pick your favorite language to verify your chip.☆49Updated this week
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- ☆42Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- ☆21Updated 2 months ago
- ☆86Updated this week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- ☆158Updated last month
- A Study of the SiFive Inclusive L2 Cache☆63Updated last year
- Documentation for XiangShan Design☆26Updated this week
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- 一生一芯CPU/目前做到cache/后续主要考虑ASIC DV☆20Updated 4 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- ☆21Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆35Updated last year