☆97Nov 12, 2025Updated 9 months ago
Alternatives and similar repositories for yosys-sta
Users that are interested in yosys-sta are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- 太原理工大学先进计算机系统研究实验室（“一生一芯”工作室）辅助教学使用的前置知识讲义☆17Aug 7, 2026Updated 3 weeks ago
- NJU Virtual Board☆330Aug 20, 2026Updated last week
- ☆67Aug 5, 2024Updated 2 years ago
- ☆80Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 14, 2026Updated 2 weeks ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆542Jul 9, 2026Updated last month
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- ☆15Jul 28, 2026Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- ☆71Aug 16, 2026Updated 2 weeks ago
- AI Chip project☆34Jul 14, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆80Apr 23, 2023Updated 3 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆35May 4, 2025Updated last year
- ☆21May 26, 2025Updated last year
- ☆246Jun 25, 2025Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆35Aug 21, 2026Updated last week
- ☆98Aug 15, 2026Updated 2 weeks ago
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- ☆20Jan 13, 2026Updated 7 months ago
- EDA wiki☆138Nov 3, 2025Updated 9 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆13Jan 20, 2023Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆29Jan 2, 2025Updated last year
- ☆39Jul 22, 2025Updated last year
- NUDT 高级体系结构实验☆33Sep 21, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- ☆20May 1, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 4 months ago
- AXI协议规范中文翻译版☆190Jul 5, 2022Updated 4 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A RISC-V ELF psABI Document☆851Aug 13, 2026Updated 2 weeks ago
- Documentation for XiangShan Design☆51Updated this week
- ☆21Sep 29, 2025Updated 11 months ago