☆93Nov 12, 2025Updated 3 months ago
Alternatives and similar repositories for yosys-sta
Users that are interested in yosys-sta are comparing it to the libraries listed below
Sorting:
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆66Aug 5, 2024Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- NJU Virtual Board☆300Sep 5, 2025Updated 5 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Feb 16, 2026Updated 2 weeks ago
- ☆11Dec 23, 2025Updated 2 months ago
- An open-source EDA infrastructure and tools from netlist to GDS☆490Jan 10, 2026Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- ☆67Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated 3 weeks ago
- ☆71Feb 2, 2026Updated last month
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 9 months ago
- EDA wiki☆136Nov 3, 2025Updated 3 months ago
- ☆93Sep 30, 2025Updated 5 months ago
- ☆72Apr 23, 2023Updated 2 years ago
- ☆221Jun 25, 2025Updated 8 months ago
- ☆21May 26, 2025Updated 9 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- NUDT 高级体系结构实验☆35Sep 21, 2024Updated last year
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- ☆21Sep 29, 2025Updated 5 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Advanced Architecture Labs with CVA6☆78Jan 16, 2024Updated 2 years ago
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated last month
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- ☆19May 1, 2023Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Nov 8, 2023Updated 2 years ago