☆93Nov 12, 2025Updated 4 months ago
Alternatives and similar repositories for yosys-sta
Users that are interested in yosys-sta are comparing it to the libraries listed below
Sorting:
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- NJU Virtual Board☆306Sep 5, 2025Updated 6 months ago
- ☆66Aug 5, 2024Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- An open-source EDA infrastructure and tools from netlist to GDS☆491Mar 11, 2026Updated last week
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- ☆67Mar 3, 2026Updated 2 weeks ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆16Mar 3, 2026Updated 2 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- ☆11Dec 23, 2025Updated 2 months ago
- ☆71Feb 2, 2026Updated last month
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- ☆73Apr 23, 2023Updated 2 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- ☆224Jun 25, 2025Updated 8 months ago
- ☆21May 26, 2025Updated 9 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- ☆94Sep 30, 2025Updated 5 months ago
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- EDA wiki☆136Nov 3, 2025Updated 4 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆17Feb 17, 2026Updated last month
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- NUDT 高级体系结构实验☆35Sep 21, 2024Updated last year
- AXI协议规范中文翻译版☆171Jul 5, 2022Updated 3 years ago
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated 3 weeks ago
- ☆19May 1, 2023Updated 2 years ago
- ☆18Mar 15, 2021Updated 5 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A RISC-V ELF psABI Document☆836Updated this week
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- ILAng documentation☆10Nov 2, 2025Updated 4 months ago
- ☆21Sep 29, 2025Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago