OSCPU / yosys-staLinks
☆78Updated 4 months ago
Alternatives and similar repositories for yosys-sta
Users that are interested in yosys-sta are comparing it to the libraries listed below
Sorting:
- ☆86Updated last week
- ☆66Updated last year
- ☆67Updated 6 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆70Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- Pick your favorite language to verify your chip.☆64Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- A framework for building hardware verification platform using software method☆25Updated 2 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- Documentation for XiangShan Design☆30Updated last month
- ☆25Updated 3 weeks ago
- ☆64Updated 2 years ago
- 关于移植模型至gemmini的文档☆29Updated 3 years ago
- ☆184Updated last month
- ☆42Updated 3 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated last year
- ☆97Updated this week
- ☆18Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆65Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- Collect some IC textbooks for learning.☆155Updated 3 years ago
- 香山微架构开放验证第一期:昆明湖BPU模块UT测试模块及环境☆29Updated 10 months ago
- Build mini linux for your own RISC-V emulator!☆21Updated 11 months ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago
- Advanced Architecture Labs with CVA6☆65Updated last year
- A framework for ysyx flow☆11Updated 9 months ago