An Open-Hardware CGRA for accelerated computation on the edge.
☆55Oct 31, 2025Updated 9 months ago
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESL-CGRA-simulator☆22Apr 10, 2026Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆34Sep 12, 2025Updated 11 months ago
- ☆22Jun 24, 2026Updated last month
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆21Nov 12, 2025Updated 9 months ago
- DRA+RISC-V Exploration Framework☆24Jan 8, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Apr 23, 2026Updated 3 months ago
- CGRA framework with vectorization support.☆52Updated this week
- COFFA: A Co-Design Framework for Fused-Grained Reconfigurable Archietcture☆15Apr 7, 2026Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆179Mar 4, 2026Updated 5 months ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆21Jun 29, 2026Updated last month
- A dataflow compiler☆34Updated this week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆292Updated this week
- ☆15Mar 17, 2026Updated 4 months ago
- MLIR-based Compiler for CGRA SoC☆17Jul 26, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A heterogeneous accelerator-centric compute cluster☆52Jul 30, 2026Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 7 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- ☆13May 10, 2018Updated 8 years ago
- ☆12Aug 4, 2022Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆126Updated this week
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆18May 14, 2021Updated 5 years ago
- An integrated CGRA design framework☆93Mar 18, 2025Updated last year
- ☆19Apr 23, 2025Updated last year
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- The official repository of metro-mpi☆18Sep 3, 2025Updated 11 months ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 3 years ago
- ☆19Oct 18, 2017Updated 8 years ago
- ☆62Jul 16, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- whatever it means☆19Jun 10, 2026Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆163Jun 17, 2026Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆23Jan 28, 2026Updated 6 months ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆140Jun 10, 2016Updated 10 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Jul 2, 2026Updated last month