An Open-Hardware CGRA for accelerated computation on the edge.
☆54Oct 31, 2025Updated 8 months ago
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESL-CGRA-simulator☆22Apr 10, 2026Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆33Sep 12, 2025Updated 10 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆20Nov 12, 2025Updated 8 months ago
- DRA+RISC-V Exploration Framework☆24Jan 8, 2024Updated 2 years ago
- ☆16Apr 23, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- CGRA framework with vectorization support.☆52Updated this week
- COFFA: A Co-Design Framework for Fused-Grained Reconfigurable Archietcture☆15Apr 7, 2026Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆176Mar 4, 2026Updated 4 months ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆21Jun 29, 2026Updated 3 weeks ago
- A dataflow compiler☆34Jul 15, 2026Updated last week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆288Updated this week
- ☆15Mar 17, 2026Updated 4 months ago
- MLIR-based Compiler for CGRA SoC☆17Updated this week
- A heterogeneous accelerator-centric compute cluster☆49Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- ☆13May 10, 2018Updated 8 years ago
- ☆12Aug 4, 2022Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆126Jun 18, 2026Updated last month
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆18May 14, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 9 months ago
- An integrated CGRA design framework☆93Mar 18, 2025Updated last year
- ☆18Apr 23, 2025Updated last year
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- The official repository of metro-mpi☆18Sep 3, 2025Updated 10 months ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 3 years ago
- ☆19Oct 18, 2017Updated 8 years ago
- ☆62Jul 16, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- whatever it means☆18Jun 10, 2026Updated last month
- Domain-Specific Architecture Generator 2☆26Oct 2, 2022Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆163Jun 17, 2026Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆22Jan 28, 2026Updated 5 months ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆140Jun 10, 2016Updated 10 years ago