esl-epfl / OpenEdgeCGRA
An Open-Hardware CGRA for accelerated computation on the edge.
☆20Updated 5 months ago
Alternatives and similar repositories for OpenEdgeCGRA:
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last month
- ☆41Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆60Updated this week
- ☆12Updated 8 months ago
- An integrated CGRA design framework☆86Updated 3 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 4 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- Public release☆49Updated 5 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- ☆23Updated 6 months ago
- ☆24Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last week
- ☆45Updated last week
- ☆56Updated last year
- ☆22Updated 3 months ago
- ☆86Updated 11 months ago
- Dataset for ML-guided Accelerator Design☆35Updated 3 months ago
- CGRA framework with vectorization support.☆25Updated this week
- ☆14Updated 2 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆120Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated 2 weeks ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆22Updated last year
- ☆12Updated 3 months ago