esl-epfl / OpenEdgeCGRALinks
An Open-Hardware CGRA for accelerated computation on the edge.
☆39Updated 2 months ago
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below
Sorting:
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆16Updated last month
- ☆62Updated 3 weeks ago
- ☆54Updated 6 months ago
- ☆65Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- ☆87Updated last year
- An Open-Source Tool for CGRA Accelerators☆81Updated 3 months ago
- An integrated CGRA design framework☆91Updated 9 months ago
- Public release☆58Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆165Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆76Updated last month
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 5 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- CGRA framework with vectorization support.☆42Updated last week
- An Open-Source Tool for CGRA Accelerators☆27Updated 3 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆101Updated 3 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 2 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- ☆72Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆82Updated 4 months ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆30Updated 3 weeks ago
- NeuraLUT-Assemble☆46Updated 4 months ago