esl-epfl / OpenEdgeCGRALinks
An Open-Hardware CGRA for accelerated computation on the edge.
☆35Updated last year
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- An integrated CGRA design framework☆91Updated 7 months ago
- ☆50Updated 3 months ago
- ☆63Updated 5 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- eyeriss-chisel3☆41Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- ☆87Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- Public release☆56Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- ☆35Updated this week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆99Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- ☆32Updated 11 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- CGRA framework with vectorization support.☆35Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago