An Open-Hardware CGRA for accelerated computation on the edge.
☆56Oct 31, 2025Updated 10 months ago
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESL-CGRA-simulator☆25Apr 10, 2026Updated 5 months ago
- ☆23Jun 24, 2026Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆34Sep 12, 2025Updated last year
- DRA+RISC-V Exploration Framework☆24Jan 8, 2024Updated 2 years ago
- ☆17Apr 23, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- COFFA: A Co-Design Framework for Fused-Grained Reconfigurable Archietcture☆15Apr 7, 2026Updated 5 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆181Mar 4, 2026Updated 6 months ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆21Aug 19, 2026Updated last month
- A dataflow compiler☆39Sep 13, 2026Updated last week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆302Updated this week
- MLIR-based Compiler for CGRA SoC☆18Updated this week
- A heterogeneous accelerator-centric compute cluster☆58Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆83Jan 6, 2026Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆68Oct 9, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 4 years ago
- ☆12Aug 4, 2022Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆128Sep 6, 2026Updated 2 weeks ago
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 3 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago
- BYU Pynq PR Video Pipeline Hardware☆12Oct 2, 2025Updated 11 months ago
- An integrated CGRA design framework☆94Mar 18, 2025Updated last year
- ☆19Apr 23, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- The official repository of metro-mpi☆18Sep 3, 2025Updated last year
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- CGRA Compilation Framework☆93Jul 15, 2023Updated 3 years ago
- ☆19Oct 18, 2017Updated 8 years ago
- ☆62Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆166Jun 17, 2026Updated 3 months ago
- Domain-Specific Architecture Generator 2☆28Oct 2, 2022Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆24Jan 28, 2026Updated 7 months ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Aug 28, 2026Updated 3 weeks ago
- ☆20Mar 21, 2023Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Sep 11, 2026Updated last week
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 6 years ago
- rodinia benchmark modified to run with ENZO and pathcu instead of nvcc CUDA compiler☆12Jan 23, 2024Updated 2 years ago