esl-epfl / OpenEdgeCGRALinks
An Open-Hardware CGRA for accelerated computation on the edge.
☆39Updated last month
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below
Sorting:
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated this week
- ☆61Updated this week
- An Open-Source Tool for CGRA Accelerators☆77Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- ☆65Updated 7 months ago
- ☆53Updated 5 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆26Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆87Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆118Updated last week
- A heterogeneous accelerator-centric compute cluster☆31Updated this week
- A DSL for Systolic Arrays☆82Updated 7 years ago
- CGRA framework with vectorization support.☆41Updated last week
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last month
- Public release☆58Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆68Updated 4 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 4 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- A Chisel RTL generator for network-on-chip interconnects☆224Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- ☆36Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆56Updated 4 months ago