An Open-Hardware CGRA for accelerated computation on the edge.
☆51Oct 31, 2025Updated 6 months ago
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆18Nov 12, 2025Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆32Sep 12, 2025Updated 7 months ago
- ESL-CGRA-simulator☆20Apr 10, 2026Updated 3 weeks ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆262Apr 24, 2026Updated last week
- ☆15Mar 17, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆171Mar 4, 2026Updated 2 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- ☆13May 10, 2018Updated 7 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- CGRA framework with vectorization support.☆48Apr 24, 2026Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- CMake based hardware build system☆38Apr 24, 2026Updated last week
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- ☆62Updated this week
- The official repository of metro-mpi☆18Sep 3, 2025Updated 8 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆157Feb 18, 2026Updated 2 months ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆140Jun 10, 2016Updated 9 years ago
- ☆39Apr 23, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A dataflow compiler☆26Apr 21, 2026Updated last week
- An integrated CGRA design framework☆92Mar 18, 2025Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆15Apr 12, 2026Updated 3 weeks ago
- rodinia benchmark modified to run with ENZO and pathcu instead of nvcc CUDA compiler☆12Jan 23, 2024Updated 2 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆41Oct 31, 2022Updated 3 years ago
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A reconfigurable and extensible VLIW processor implemented in VHDL☆40Mar 14, 2015Updated 11 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Resources for deep learning with satellite & aerial imagery☆12Jun 7, 2022Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 7 months ago
- This is a repository for logarithmic Functional Units☆18Updated this week
- ☆58Jul 1, 2025Updated 10 months ago