An Open-Hardware CGRA for accelerated computation on the edge.
☆45Oct 31, 2025Updated 4 months ago
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below
Sorting:
- ☆17Nov 3, 2025Updated 4 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆18Nov 12, 2025Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- ☆14Oct 14, 2025Updated 4 months ago
- ESL-CGRA-simulator☆15Sep 8, 2025Updated 5 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆245Feb 25, 2026Updated last week
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆169Mar 2, 2023Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- ☆11Aug 4, 2022Updated 3 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- ☆13May 10, 2018Updated 7 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆17May 30, 2023Updated 2 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆40Mar 14, 2015Updated 10 years ago
- ☆23Updated this week
- Hardware and software implementation of Sparsely-active SNNs☆22Feb 25, 2026Updated last week
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 5 years ago
- ☆38Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- ☆62Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆154Feb 18, 2026Updated 2 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- The official repository of metro-mpi☆18Sep 3, 2025Updated 6 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- ☆14Feb 1, 2026Updated last month
- CGRA framework with vectorization support.☆44Feb 25, 2026Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated last month
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Oct 31, 2022Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆23May 20, 2019Updated 6 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆18May 14, 2021Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- An automated HDC platform☆11Updated this week