An Open-Hardware CGRA for accelerated computation on the edge.
☆57Oct 31, 2025Updated last year
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESL-CGRA-simulator☆25Apr 10, 2026Updated 6 months ago
- ☆25Jun 24, 2026Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆35Sep 12, 2025Updated last year
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆24Nov 12, 2025Updated 11 months ago
- ☆17Apr 23, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CGRA framework with vectorization support.☆56Updated this week
- A static dataflow CGRA with dynamic dataflow execution capability☆10Aug 28, 2021Updated 5 years ago
- COFFA: A Co-Design Framework for Fused-Grained Reconfigurable Archietcture☆21Apr 7, 2026Updated 6 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆183Mar 4, 2026Updated 7 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆69Oct 9, 2024Updated 2 years ago
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 4 years ago
- An integrated CGRA design framework☆94Mar 18, 2025Updated last year
- MLIR-based Compiler for CGRA SoC☆19Sep 21, 2026Updated last month
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆23Aug 19, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆86Jan 6, 2026Updated 9 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆308Oct 23, 2026Updated last week
- ☆19Oct 18, 2017Updated 9 years ago
- An Open-Source Tool for CGRA Accelerators☆92Mar 30, 2026Updated 7 months ago
- ☆15Mar 17, 2026Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆169Jun 17, 2026Updated 4 months ago
- A dataflow compiler☆41Oct 24, 2026Updated last week
- A heterogeneous accelerator-centric compute cluster☆67Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13May 10, 2018Updated 8 years ago
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆41Oct 31, 2022Updated 4 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Application Mapping Framework for spatially mapping CGRAs using Genetic Algorithm☆11May 3, 2024Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆129Sep 6, 2026Updated last month
- CGRA Compilation Framework☆93Jul 15, 2023Updated 3 years ago
- ☆19Jan 22, 2025Updated last year
- A reconfigurable and extensible VLIW processor implemented in VHDL☆44Mar 14, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago
- Standalone IP with ARM-AMBA/AXI capable device. Enables sending and receiving data via SpaceWire protocol. Tested on Xilinx FPGA (ZYNQ).☆13Jul 12, 2024Updated 2 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- KiCad Action Plugin for managing multiple PCBs (“sub-boards”) from a single schematic (KiCad 10+).☆20Sep 9, 2026Updated last month
- The official repository of metro-mpi☆18Sep 3, 2025Updated last year
- ☆19Apr 23, 2025Updated last year
- ☆10Oct 14, 2019Updated 7 years ago