esl-epfl / OpenEdgeCGRALinks
An Open-Hardware CGRA for accelerated computation on the edge.
☆26Updated 8 months ago
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- ☆44Updated this week
- ☆86Updated last year
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- ☆53Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- ☆59Updated last week
- An integrated CGRA design framework☆88Updated 2 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated 2 weeks ago
- eyeriss-chisel3☆40Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- ☆41Updated 4 months ago
- ☆29Updated 6 months ago
- ☆71Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- ☆59Updated last month
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆28Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago