esl-epfl / OpenEdgeCGRALinks
An Open-Hardware CGRA for accelerated computation on the edge.
☆28Updated 9 months ago
Alternatives and similar repositories for OpenEdgeCGRA
Users that are interested in OpenEdgeCGRA are comparing it to the libraries listed below
Sorting:
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 8 months ago
- CGRA framework with vectorization support.☆32Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆45Updated 3 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- ☆55Updated 3 months ago
- ☆86Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆71Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆30Updated 7 months ago
- ☆29Updated 3 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Public release☆52Updated 5 years ago
- ☆59Updated last month
- ☆17Updated last month
- ☆59Updated this week
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- DASS HLS Compiler☆29Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆25Updated last month
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- An integrated CGRA design framework☆89Updated 3 months ago