☆17Nov 3, 2025Updated 3 months ago
Alternatives and similar repositories for Compigra
Users that are interested in Compigra are comparing it to the libraries listed below
Sorting:
- An Open-Hardware CGRA for accelerated computation on the edge.☆44Oct 31, 2025Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- ☆14Feb 1, 2026Updated last month
- DRA+RISC-V Exploration Framework☆19Jan 8, 2024Updated 2 years ago
- ☆21Aug 2, 2024Updated last year
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆134Jun 10, 2016Updated 9 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆240Updated this week
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- Codebase to simulate production code with NS3 using Docker Containers☆10Oct 10, 2019Updated 6 years ago
- Extracts static code features from opencl kernels to be used for machine learning.☆10Apr 30, 2021Updated 4 years ago
- An open-source key-value SSD emulator built on top of FEMU. (ASPLOS '25)☆12Mar 31, 2025Updated 11 months ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 2 years ago
- GNU Guix zephyrRTOS integration☆16Sep 25, 2025Updated 5 months ago
- microKanren sagittarius/larceny☆11Jun 13, 2015Updated 10 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- rodinia benchmark modified to run with ENZO and pathcu instead of nvcc CUDA compiler☆12Jan 23, 2024Updated 2 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Provide user-defined initialization semantics for arithmetic types.☆12Aug 26, 2018Updated 7 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Light Field Imaging☆13Jun 24, 2021Updated 4 years ago
- ☆14Feb 2, 2026Updated 3 weeks ago
- A container supporting the compilers course on edX for building a Cool compiler☆12Jan 9, 2024Updated 2 years ago
- ☆13May 23, 2024Updated last year
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆22Sep 4, 2025Updated 5 months ago
- ☆17Apr 16, 2024Updated last year
- Unofficial University of Manchester Beamer Theme☆21Aug 25, 2015Updated 10 years ago
- Circuit Simulator in C++/SFML☆12Feb 25, 2025Updated last year
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated last week
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- ☆10Nov 23, 2015Updated 10 years ago
- Nix flake for more up-to-date versions of EDA tools☆20Feb 20, 2026Updated last week
- ☆57Jul 1, 2025Updated 8 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- ☆17Mar 8, 2025Updated 11 months ago
- a Chicken Scheme port of the QuickCheck unit test framework☆13May 9, 2020Updated 5 years ago
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆15Oct 27, 2024Updated last year
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated 3 weeks ago