esl-epfl / CompigraLinks
☆14Updated 3 weeks ago
Alternatives and similar repositories for Compigra
Users that are interested in Compigra are comparing it to the libraries listed below
Sorting:
- ☆49Updated last month
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- CGRA Compilation Framework☆86Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆44Updated 3 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- ☆57Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- An integrated CGRA design framework☆90Updated 5 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- A scalable High-Level Synthesis framework on MLIR☆272Updated last year
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- ☆87Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated last year
- ☆92Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- ☆60Updated this week
- gem5 repository to study chiplet-based systems☆79Updated 6 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆192Updated 5 years ago
- ☆58Updated 2 years ago
- ☆30Updated 9 months ago
- EQueue Dialect☆40Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆112Updated 2 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆12Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago