esl-epfl / CompigraLinks
☆11Updated last week
Alternatives and similar repositories for Compigra
Users that are interested in Compigra are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- ☆45Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- ☆55Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago
- ☆86Updated last year
- CGRA framework with vectorization support.☆32Updated last week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- ☆30Updated 7 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- EQueue Dialect☆40Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- ☆58Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- gem5-X open source project☆16Updated 2 years ago
- CGRA Compilation Framework☆84Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆38Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆11Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- ☆41Updated 11 months ago
- ☆15Updated 3 years ago