☆17Nov 3, 2025Updated 4 months ago
Alternatives and similar repositories for Compigra
Users that are interested in Compigra are comparing it to the libraries listed below
Sorting:
- An Open-Hardware CGRA for accelerated computation on the edge.☆48Oct 31, 2025Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 6 months ago
- ☆14Feb 1, 2026Updated last month
- DRA+RISC-V Exploration Framework☆19Jan 8, 2024Updated 2 years ago
- ☆21Aug 2, 2024Updated last year
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- Light Field Imaging☆13Jun 24, 2021Updated 4 years ago
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆137Jun 10, 2016Updated 9 years ago
- rodinia benchmark modified to run with ENZO and pathcu instead of nvcc CUDA compiler☆12Jan 23, 2024Updated 2 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Stochastic greedy algorithm for optimizing Cartesian sampling for MRI☆14Feb 6, 2020Updated 6 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆249Mar 13, 2026Updated last week
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- An open-source key-value SSD emulator built on top of FEMU. (ASPLOS '25)☆12Mar 31, 2025Updated 11 months ago
- [ICLR 2023] Test-time Robust Personalization for Federated Learning☆55Aug 15, 2023Updated 2 years ago
- ☆14Oct 14, 2025Updated 5 months ago
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆15Oct 27, 2024Updated last year
- [DAC2024] Explainable Fuzzy Neural Network with Multi-Fidelity Reinforcement Learning for Micro-Architecture Design Space Exploration☆10Oct 31, 2024Updated last year
- Circuit Simulator in C++/SFML☆12Feb 25, 2025Updated last year
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- ☆14May 23, 2024Updated last year
- ☆15Jan 16, 2023Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- ☆17Apr 16, 2024Updated last year
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated last year
- A container supporting the compilers course on edX for building a Cool compiler☆12Jan 9, 2024Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 2 months ago
- ☆62Updated this week
- ☆19Oct 18, 2017Updated 8 years ago
- ESL-CGRA-simulator☆16Updated this week
- ☆23Mar 12, 2026Updated last week
- benchmarking some transformer deployments☆26Dec 15, 2025Updated 3 months ago
- ☆30Jun 7, 2025Updated 9 months ago
- microKanren sagittarius/larceny☆11Jun 13, 2015Updated 10 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆171Updated this week
- Provide user-defined initialization semantics for arithmetic types.☆12Aug 26, 2018Updated 7 years ago