arcade-lab / tia-infrastructureLinks
☆18Updated 7 years ago
Alternatives and similar repositories for tia-infrastructure
Users that are interested in tia-infrastructure are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆86Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 2 weeks ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆15Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 11 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆16Updated 9 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- An integrated CGRA design framework☆89Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- Public release☆51Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- General Purpose AXI Direct Memory Access☆50Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆29Updated 6 years ago
- ☆59Updated last month
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago