arcade-lab / tia-infrastructure
☆15Updated 6 years ago
Related projects: ⓘ
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- Project repo for the POSH on-chip network generator☆41Updated last year
- HLS for Networks-on-Chip☆27Updated 3 years ago
- DASS HLS Compiler☆26Updated 11 months ago
- Documentation for the entire CGRAFlow☆17Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- ☆21Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- ☆27Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated 10 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆72Updated 5 months ago
- ☆86Updated 6 months ago
- A DSL for Systolic Arrays☆73Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- ☆31Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆31Updated last year
- AMC: Asynchronous Memory Compiler☆44Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆68Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆26Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆116Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆13Updated 9 years ago
- Next generation CGRA generator☆104Updated this week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆30Updated last year
- Falcon Merlin Compiler☆38Updated 4 years ago
- Hot & Spicy tool suite☆23Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆87Updated 5 months ago
- cycle accurate Network-on-Chip Simulator☆24Updated last year