arcade-lab / tia-infrastructure
☆16Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for tia-infrastructure
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆49Updated 4 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ☆22Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆71Updated 9 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Documentation for the entire CGRAFlow☆18Updated 3 years ago
- ☆87Updated 8 months ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- A hardware synthesis framework with multi-level paradigm☆37Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- An integrated CGRA design framework☆83Updated 2 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆31Updated this week
- DASS HLS Compiler☆27Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- Next generation CGRA generator☆106Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆117Updated last year