arcade-lab / tia-infrastructure
☆18Updated 7 years ago
Alternatives and similar repositories for tia-infrastructure:
Users that are interested in tia-infrastructure are comparing it to the libraries listed below
- ☆26Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Project repo for the POSH on-chip network generator☆45Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- ☆86Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last week
- ☆35Updated 3 years ago
- ☆15Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆29Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 7 months ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆66Updated this week
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆122Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆122Updated this week
- Floating point modules for CHISEL☆31Updated 10 years ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago