Purdue-SoCET / atallaView external linksLinks
Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.
☆24Updated this week
Alternatives and similar repositories for atalla
Users that are interested in atalla are comparing it to the libraries listed below
Sorting:
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 8, 2026Updated last week
- RISC-V SIMD Superscalar Dual-Issue Processor☆27Apr 24, 2025Updated 9 months ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆35Jan 29, 2025Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- ☆11Jul 28, 2022Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- ☆10Dec 15, 2023Updated 2 years ago
- ☆17Dec 21, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆21Mar 25, 2025Updated 10 months ago
- ☆15May 13, 2025Updated 9 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Nov 26, 2025Updated 2 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆21Sep 26, 2025Updated 4 months ago
- ET Accelerator Firmware and Runtime☆35Jan 29, 2026Updated 2 weeks ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- RV64GC Linux Capable RISC-V Core☆52Oct 20, 2025Updated 3 months ago
- An open-source UCIe implementation developed at UC Berkeley.☆19Jul 8, 2024Updated last year
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- A small Neural Network Processor for Edge devices.☆15Nov 22, 2022Updated 3 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Programming and Assignment Material for ECE 695☆17Apr 23, 2021Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated 11 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆25Mar 13, 2025Updated 11 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- ☆48Nov 3, 2023Updated 2 years ago