Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.
☆25May 19, 2026Updated last week
Alternatives and similar repositories for atalla
Users that are interested in atalla are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- ☆20Jul 3, 2025Updated 10 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆94Nov 26, 2025Updated 6 months ago
- ☆15Jul 28, 2022Updated 3 years ago
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago
- RV64GC Linux Capable RISC-V Core☆60Oct 20, 2025Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆25Mar 29, 2025Updated last year
- ☆10Dec 15, 2023Updated 2 years ago
- ☆22Sep 26, 2025Updated 8 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14May 18, 2026Updated last week
- ET Accelerator Firmware and Runtime☆45May 8, 2026Updated 2 weeks ago
- ☆23Apr 24, 2026Updated last month
- Programming and Assignment Material for ECE 695☆17Apr 23, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39May 18, 2026Updated last week
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆45Jan 29, 2025Updated last year
- ☆14Sep 29, 2025Updated 7 months ago
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- ☆18Dec 21, 2020Updated 5 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Notes on several classes at Purdue☆19Dec 10, 2025Updated 5 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 5 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago