Alternatives and similar repositories for aie-rt:

Users that are interested in aie-rt are comparing it to the libraries listed below

• Xilinx / mlir-xten
  ☆13Updated this week
• Xilinx / mlir-air
  ☆91Updated last week
• suchandler96 / gem5-NVDLA
  ☆29Updated 5 months ago
• yonseicasl / NPUsim
  NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
  ☆29Updated 2 months ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 6 months ago
• TeCSAR-UNCC / gem5-SALAM
  ☆91Updated last year
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆85Updated this week
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆18Updated last year
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated 2 years ago
• PrincetonUniversity / MosaicSim
  Heterogeneous simulator for DECADES Project
  ☆32Updated 10 months ago
• THU-DSP-LAB / ventus-gpgpu-isa-simulator
  Ventus GPGPU ISA Simulator Based on Spike
  ☆42Updated last month
• jinhachung / tptpu-sim
  A Toy-Purpose TPU Simulator
  ☆15Updated 9 months ago
• hngenc / stellar
  ☆25Updated 4 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆47Updated 3 years ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆58Updated 5 months ago
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆64Updated last week
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• StanfordAHA / aha
  ☆55Updated this week
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆38Updated last year
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines
  ☆19Updated this week
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆48Updated last year
• amin-norollah / PAT-Noxim
  cycle accurate Network-on-Chip Simulator
  ☆27Updated last year
• enyac-group / MaxEVA
  MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)
  ☆19Updated 11 months ago
• PrincetonUniversity / muchiSim
  Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…
  ☆62Updated 8 months ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 2 years ago
• Blaok / fpga-runtime
  ☆12Updated 7 months ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆89Updated 5 months ago
• stephenneuendorffer / vyasa
  Xilinx Modifications to Halide
  ☆12Updated 3 years ago
• Xilinx / xup_aie_training
  Hands-on experience programming AI Engines using Vitis Unified Software Platform
  ☆39Updated 8 months ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆56Updated 8 months ago