☆25Jan 7, 2026Updated last month
Alternatives and similar repositories for aie-rt
Users that are interested in aie-rt are comparing it to the libraries listed below
Sorting:
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 4 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆589Updated this week
- ☆12Mar 1, 2025Updated last year
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆13Jun 28, 2025Updated 8 months ago
- ☆13Jul 10, 2024Updated last year
- ☆16Updated this week
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- Fork of LLVM to support AMD AIEngine processors☆189Feb 24, 2026Updated last week
- IREE plugin repository for the AMD AIE accelerator☆120Feb 13, 2026Updated 2 weeks ago
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆118Nov 5, 2025Updated 3 months ago
- ☆16Oct 11, 2022Updated 3 years ago
- ☆126Updated this week
- ☆18Feb 3, 2022Updated 4 years ago
- ☆137Nov 26, 2025Updated 3 months ago
- ☆25Feb 11, 2025Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆19Aug 9, 2022Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆541Feb 24, 2026Updated last week
- BAG framework☆33Dec 27, 2024Updated last year
- Optical Flow estimation from Event cameras and Spiking Neural Networks☆33May 3, 2024Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆59Feb 24, 2026Updated last week
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆59Jul 22, 2025Updated 7 months ago
- ☆38Dec 28, 2023Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- ☆21Nov 12, 2025Updated 3 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆164Feb 24, 2026Updated last week
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- hadoop 的 docker 集群配置☆11Jun 8, 2024Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- SockLog configuration for Void Linux☆12Dec 26, 2021Updated 4 years ago
- The implementation for maximum clique enumeration algorithm☆11Apr 14, 2016Updated 9 years ago