☆25Jan 7, 2026Updated 2 months ago
Alternatives and similar repositories for aie-rt
Users that are interested in aie-rt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Xilinx Modifications to Halide☆13May 3, 2021Updated 4 years ago
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆593Mar 17, 2026Updated last week
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆13Jun 28, 2025Updated 8 months ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Apr 17, 2024Updated last year
- ☆17Updated this week
- ☆12Mar 1, 2025Updated last year
- ☆128Updated this week
- IREE plugin repository for the AMD AIE accelerator☆122Mar 16, 2026Updated last week
- Fork of LLVM to support AMD AIEngine processors☆190Updated this week
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆17Dec 29, 2024Updated last year
- Scale-out system monitoring☆21Updated this week
- ☆551Mar 16, 2026Updated last week
- ☆18Feb 3, 2022Updated 4 years ago
- ☆16Oct 11, 2022Updated 3 years ago
- ☆14Mar 17, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆13Jul 10, 2024Updated last year
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- A simplified version of Dorado built on top of S/BLOW5 format.☆31Updated this week
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆24Jan 6, 2026Updated 2 months ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Dec 6, 2022Updated 3 years ago
- Exploring CXL on QEMU Emulation☆37Mar 4, 2025Updated last year
- ☆14Sep 27, 2021Updated 4 years ago
- Tensor library for machine learning☆26Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- ☆26Feb 11, 2025Updated last year
- ☆24Nov 10, 2020Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated 2 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆60Mar 8, 2026Updated 2 weeks ago
- Marek's approach to building AMD GPU drivers for driver development☆27Oct 13, 2025Updated 5 months ago
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- ☆17Jun 5, 2024Updated last year
- [DEPRECATED] Moved to ROCm/rocm-systems repo☆269Updated this week
- BAG framework☆33Dec 27, 2024Updated last year
- bhyve virtual machine manager☆12May 3, 2024Updated last year
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆33Mar 8, 2025Updated last year