Xilinx / aie-rtLinks
☆22Updated last week
Alternatives and similar repositories for aie-rt
Users that are interested in aie-rt are comparing it to the libraries listed below
Sorting:
- ☆32Updated last year
- ☆61Updated 8 months ago
- ☆106Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- ☆34Updated 4 years ago
- ☆39Updated 8 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆96Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆67Updated 3 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- ☆16Updated this week
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- ☆61Updated last week
- EQueue Dialect☆41Updated 3 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆38Updated 11 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago