Xilinx / aie-rtLinks
☆19Updated 3 weeks ago
Alternatives and similar repositories for aie-rt
Users that are interested in aie-rt are comparing it to the libraries listed below
Sorting:
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆33Updated last week
- ☆15Updated last week
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- ☆100Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- ☆55Updated 3 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- ☆31Updated 2 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- EQueue Dialect☆40Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆91Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- ☆59Updated this week
- agile hardware-software co-design☆48Updated 3 years ago
- IREE plugin repository for the AMD AIE accelerator☆97Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Xilinx Modifications to Halide☆13Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆47Updated 2 months ago
- ☆30Updated 7 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆28Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- ☆58Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago