Xilinx / aie-rt
☆17Updated last month
Alternatives and similar repositories for aie-rt:
Users that are interested in aie-rt are comparing it to the libraries listed below
- ☆14Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆93Updated this week
- ☆29Updated 2 weeks ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆22Updated last week
- EQueue Dialect☆40Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆57Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- agile hardware-software co-design☆46Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- The gem5-X open source framework (based on the gem5 simulator)☆40Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year
- HeteroCL-MLIR dialect for accelerator design☆40Updated 6 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- ☆91Updated last year
- ☆18Updated 2 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- IREE plugin repository for the AMD AIE accelerator☆89Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Toy-Purpose TPU Simulator☆18Updated 10 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆35Updated 3 years ago