Xilinx / mlir-xtenLinks
☆15Updated this week
Alternatives and similar repositories for mlir-xten
Users that are interested in mlir-xten are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆19Updated 3 weeks ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- A polyhedral compiler for hardware accelerators☆59Updated 11 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- ☆58Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆29Updated 6 years ago
- ☆35Updated 4 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- ☆91Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆47Updated 3 months ago
- ☆16Updated 2 months ago
- ☆100Updated last week
- A Toy-Purpose TPU Simulator☆19Updated last year
- agile hardware-software co-design☆48Updated 3 years ago
- ☆59Updated this week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 3 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆23Updated last month
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆55Updated 3 months ago
- ☆30Updated 7 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- ☆14Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago