Xilinx / mlir-xten

Related projects ⓘ

Alternatives and complementary repositories for mlir-xten

• Xilinx / mlir-air
  ☆80Updated this week
• StanfordAHA / aha
  ☆51Updated this week
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆37Updated 8 months ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆69Updated this week
• cucapra / EventQueue
  EQueue Dialect
  ☆39Updated 2 years ago
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆56Updated this week
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆44Updated 2 years ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆19Updated last year
• pku-liang / HASCO
  agile hardware-software co-design
  ☆46Updated 2 years ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆53Updated last month
• Licheng-Guo / vivado-hls-broadcast-optimization
  [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency
  ☆32Updated 3 years ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• sharc-lab / LightningSim
  A fast, accurate trace-based simulator for High-Level Synthesis.
  ☆36Updated 6 months ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated this week
• Xilinx / merlin-compiler
  ☆57Updated last year
• union-codesign / union
  ☆15Updated 3 years ago
• cwfletcher / buffets
  Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.
  ☆63Updated 5 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆44Updated last year
• template-hls / template-hls-float
  ☆27Updated 5 years ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆80Updated last month
• UCLA-VAST / Serpens
  Serpens is an HBM FPGA accelerator for SpMV
  ☆16Updated 3 months ago
• breagen / MachSuite
  Benchmarks for Accelerator Design and Customized Architectures
  ☆116Updated 4 years ago
• Accelergy-Project / processing-in-memory-design
  ☆24Updated 7 months ago
• cucapra / gem5-mesh
  Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.
  ☆11Updated 3 years ago
• sfu-arch / SpGEMM
  ☆33Updated 3 years ago
• suchandler96 / gem5-NVDLA
  ☆21Updated last month
• ecolab-nus / Morpher_CGRA_Mapper
  ☆15Updated 2 months ago
• TeCSAR-UNCC / gem5-SALAM
  ☆84Updated 9 months ago
• SwarmArch / chronos
  The Chronos FPGA Framework to accelerate ordered applications
  ☆21Updated 4 years ago
• Xilinx / xup_aie_training
  Hands-on experience programming AI Engines using Vitis Unified Software Platform
  ☆37Updated 3 months ago