gaflach / usizerLinks
discrete gate sizing
☆14Updated 4 years ago
Alternatives and similar repositories for usizer
Users that are interested in usizer are comparing it to the libraries listed below
Sorting:
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- Simple Python interface for ABC☆25Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆81Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆141Updated 4 months ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- UCSD Detailed Router☆91Updated 4 years ago
- DATC RDF☆50Updated 5 years ago
- ☆59Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆30Updated 3 years ago
- ☆31Updated 2 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Artificial Netlist Generator☆44Updated last year
- GPU-based logic synthesis tool☆92Updated 2 months ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- EPFL logic synthesis benchmarks☆213Updated last month
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆31Updated 3 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated 11 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆183Updated 5 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆58Updated 3 years ago
- ☆66Updated 2 years ago
- ☆47Updated last year
- RePlAce global placement tool☆239Updated 5 years ago