gaflach / usizer
discrete gate sizing
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for usizer
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- UCSD Detailed Router☆80Updated 3 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆10Updated 8 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- ☆26Updated 4 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- ☆29Updated last year
- DATC RDF☆48Updated 4 years ago
- VLSI EDA Global Router☆69Updated 6 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- Simple Python interface for ABC☆23Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆123Updated last year
- Analog Placement Quality Prediction☆19Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆122Updated 4 months ago
- ☆36Updated 10 months ago
- ☆28Updated 2 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated this week
- GPU-based logic synthesis tool☆69Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 3 months ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆58Updated 3 weeks ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆28Updated 11 months ago
- ☆17Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 5 years ago
- ☆50Updated 3 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆19Updated 3 weeks ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆17Updated last year