gaflach / usizerLinks
discrete gate sizing
☆14Updated 4 years ago
Alternatives and similar repositories for usizer
Users that are interested in usizer are comparing it to the libraries listed below
Sorting:
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- GPU-based logic synthesis tool☆81Updated this week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Simple Python interface for ABC☆23Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- ☆44Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- UCSD Detailed Router☆88Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last week
- ☆10Updated 11 months ago
- ☆30Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆72Updated 2 weeks ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆49Updated 5 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- ☆9Updated 3 years ago
- ☆13Updated 11 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago