gaflach / usizerLinks
discrete gate sizing
☆14Updated 4 years ago
Alternatives and similar repositories for usizer
Users that are interested in usizer are comparing it to the libraries listed below
Sorting:
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆128Updated 3 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆127Updated 11 months ago
- DATC RDF☆51Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- RePlAce global placement tool☆236Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆56Updated 3 years ago
- ☆57Updated 4 years ago
- ☆31Updated 4 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆67Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆43Updated 8 months ago
- Analog Placement Quality Prediction☆22Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆44Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆69Updated last month
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated 9 months ago
- The release for ICML 2023 paper☆48Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆45Updated last month
- GPU-based logic synthesis tool☆83Updated 3 weeks ago