gaflach / usizerLinks
discrete gate sizing
☆14Updated 4 years ago
Alternatives and similar repositories for usizer
Users that are interested in usizer are comparing it to the libraries listed below
Sorting:
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆127Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆133Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- RePlAce global placement tool☆236Updated 4 years ago
- ☆57Updated 4 years ago
- EPFL logic synthesis benchmarks☆203Updated 3 weeks ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 3 months ago
- ☆31Updated 4 years ago
- ☆67Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆44Updated 9 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- UCSD Detailed Router☆90Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 2 months ago
- DATC RDF☆50Updated 5 years ago
- ☆10Updated 4 months ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- GPU-based logic synthesis tool☆86Updated last month
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆70Updated 2 months ago
- ☆31Updated 3 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- ☆44Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago