YuanTingHsieh / ITDPLinks
Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
☆15Updated 8 years ago
Alternatives and similar repositories for ITDP
Users that are interested in ITDP are comparing it to the libraries listed below
Sorting:
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- VLSI EDA Global Router☆75Updated 7 years ago
- DATC RDF☆50Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- GPU-based logic synthesis tool☆90Updated 2 months ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆139Updated 2 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 8 months ago
- Artificial Netlist Generator☆43Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 2 months ago
- EDA physical synthesis optimization kit☆62Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- IDEA project source files☆109Updated last month
- UCSD Detailed Router☆91Updated 4 years ago
- The first version of TritonPart☆29Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- ☆77Updated 3 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 5 months ago
- ☆39Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- EPFL logic synthesis benchmarks☆213Updated last week
- ☆87Updated 3 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆179Updated 4 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- ☆26Updated 4 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- A parallel global router using the Galois framework☆30Updated 2 years ago