Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
☆16Sep 28, 2017Updated 8 years ago
Alternatives and similar repositories for ITDP
Users that are interested in ITDP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Dec 9, 2018Updated 7 years ago
- ☆14Jul 19, 2024Updated last year
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆25May 11, 2026Updated 2 weeks ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆139Jul 20, 2024Updated last year
- ☆10Dec 12, 2023Updated 2 years ago
- ☆14Jun 12, 2024Updated last year
- ☆18Feb 3, 2022Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆21Sep 15, 2024Updated last year
- A Python parser for hSpice output files and documentation of the hSpice output file format☆24Mar 25, 2026Updated 2 months ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 4 years ago
- ☆19Jul 2, 2024Updated last year
- Official implementation of paper "BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement".☆30Apr 18, 2026Updated last month
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- Optimized Circuit Generation for Secure Multiparty Computation☆12Nov 25, 2019Updated 6 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 11 months ago
- Bounded-Skew DME v1.3☆15Aug 3, 2018Updated 7 years ago
- AES128 is a IP crypto core using modes ECB/CBC/CTR using vpi to functional verification☆18Mar 31, 2023Updated 3 years ago
- Niklas Een's ABC/ZZ framework☆25May 14, 2022Updated 4 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Assembly language (汇编语言程序设计 第三版 王爽)☆13Aug 17, 2022Updated 3 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- ☆22Nov 25, 2024Updated last year
- RFID tag and tester in Verilog☆42Apr 4, 2013Updated 13 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ISPD26 Contest: Post-Placement Buffering and Sizing☆32May 3, 2026Updated 3 weeks ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 10 months ago
- A parallel global router using the Galois framework☆31Apr 6, 2026Updated last month
- ☆10Aug 22, 2023Updated 2 years ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆11Nov 2, 2021Updated 4 years ago