Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
☆16Sep 28, 2017Updated 9 years ago
Alternatives and similar repositories for ITDP
Users that are interested in ITDP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Jul 19, 2024Updated 2 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ☆21Sep 15, 2024Updated 2 years ago
- ☆14Oct 23, 2018Updated 7 years ago
- Solution for 2022 ICCAD Problem D: Wirelength Driven Detailed Macro Placement☆15Nov 14, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆18Oct 29, 2024Updated last year
- ☆35Jul 3, 2026Updated 3 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆23Sep 15, 2026Updated 3 weeks ago
- ☆67Mar 8, 2021Updated 5 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 7 years ago
- Official implementation of paper "BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement".☆33Sep 7, 2026Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆99Aug 22, 2024Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆71Apr 18, 2026Updated 5 months ago
- ☆10Dec 12, 2023Updated 2 years ago
- ☆14Jun 12, 2024Updated 2 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- WGS Sequencing In Hadoop MapReduce☆15Oct 13, 2020Updated 6 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆55Jan 19, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14May 26, 2022Updated 4 years ago
- 利用MapReduce对海量微博数据进行排序，并找出top10的Topic☆12Sep 25, 2024Updated 2 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆63Apr 22, 2022Updated 4 years ago
- A Python parser for hSpice output files and documentation of the hSpice output file format☆28Mar 25, 2026Updated 6 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆16Jul 14, 2019Updated 7 years ago
- Source code for LEF/DEF☆11Oct 16, 2018Updated 7 years ago
- ☆19Jul 2, 2024Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- EDAV: Open-Source EDA Viewer; render design LEF/DEF files in your browser!☆76Jan 6, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Optimized Circuit Generation for Secure Multiparty Computation☆12Nov 25, 2019Updated 6 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- Niklas Een's ABC/ZZ framework☆25May 14, 2022Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- Parallel read alignment and variant calling using MapReduce☆18Feb 19, 2019Updated 7 years ago
- A simple CUDA vector addition program☆22Jul 19, 2022Updated 4 years ago