YuanTingHsieh / ITDPLinks
Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
☆15Updated 8 years ago
Alternatives and similar repositories for ITDP
Users that are interested in ITDP are comparing it to the libraries listed below
Sorting:
- Rsyn – An Extensible Physical Synthesis Framework☆137Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆79Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- DATC RDF☆50Updated 5 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Artificial Netlist Generator☆46Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- IDEA project source files☆111Updated 3 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated last month
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- VLSI EDA Global Router☆79Updated 8 years ago
- ☆26Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Updated 2 years ago
- ☆26Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- ☆27Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆169Updated 9 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆30Updated 6 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- Timing prediction dataset download and instructions.☆17Updated 2 years ago
- ☆42Updated 3 years ago
- The first version of TritonPart☆31Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆57Updated last year
- ☆93Updated 7 months ago