Chenghao-Yang / awesome-ml4lsLinks
Awesome machine learning for logic synthesis
☆29Updated 3 years ago
Alternatives and similar repositories for awesome-ml4ls
Users that are interested in awesome-ml4ls are comparing it to the libraries listed below
Sorting:
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 8 months ago
- ☆16Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- ☆29Updated last year
- ☆18Updated 4 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ☆16Updated 7 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 11 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Research paper based on or related to ABC.☆62Updated 3 weeks ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆25Updated 3 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- ☆20Updated 3 years ago
- Simple Python interface for ABC☆26Updated 2 years ago
- ☆31Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- ☆26Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆40Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated this week
- Problems and Results of IWLS 2022 Programming Contest☆20Updated 7 months ago
- GPU-based logic synthesis tool☆97Updated last week
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆140Updated 4 months ago
- ☆13Updated 2 years ago
- A logic synthesis tool☆82Updated 3 months ago
- GNN-RE datasets for circuit recognition☆54Updated 2 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 6 months ago