Chenghao-Yang / awesome-ml4lsView external linksLinks
Awesome machine learning for logic synthesis
☆30Sep 21, 2022Updated 3 years ago
Alternatives and similar repositories for awesome-ml4ls
Users that are interested in awesome-ml4ls are comparing it to the libraries listed below
Sorting:
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 2 years ago
- Simple Python interface for ABC☆27May 19, 2023Updated 2 years ago
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆116May 18, 2023Updated 2 years ago
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆20Oct 27, 2022Updated 3 years ago
- Problems and Results of IWLS 2022 Programming Contest☆21Apr 12, 2025Updated 10 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Oct 17, 2020Updated 5 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- ☆21Nov 18, 2022Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 6 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago
- Official repository for paper "Goal-Aware Neural SAT Solver"☆17Jun 10, 2023Updated 2 years ago
- ☆15May 24, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- ☆30Apr 23, 2024Updated last year
- ☆31Dec 2, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- ☆16May 11, 2018Updated 7 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆19Jul 12, 2024Updated last year
- ☆20Jun 23, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- Using GNN and DQN to find a baetter branching heuristic for a CDCL Solver☆52Oct 20, 2020Updated 5 years ago
- Python library that provides methods for Boolean circuit manipulation, analysis, and synthesis☆32Feb 8, 2026Updated last week
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago