SJTU-ECTL / GOMIL
GOMIL: Global Optimization of Multiplier by Integer Linear Programming
☆13Updated 3 years ago
Alternatives and similar repositories for GOMIL:
Users that are interested in GOMIL are comparing it to the libraries listed below
- ☆16Updated 4 years ago
- ☆16Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆43Updated 6 months ago
- ☆25Updated 11 months ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- Collection of digital hardware modules & projects (benchmarks)☆49Updated 4 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆31Updated last month
- This is a repo to store circuit design datasets☆15Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- ☆22Updated 9 months ago
- ☆15Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 7 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 6 months ago
- Logic optimization and technology mapping tool.☆18Updated last year
- The first version of TritonPart☆24Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- ☆29Updated last year
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆50Updated 5 months ago
- ☆12Updated 2 years ago
- ☆15Updated 2 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 3 months ago