SJTU-ECTL / GOMILLinks
GOMIL: Global Optimization of Multiplier by Integer Linear Programming
☆13Updated 4 years ago
Alternatives and similar repositories for GOMIL
Users that are interested in GOMIL are comparing it to the libraries listed below
Sorting:
- ☆17Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- ☆19Updated 2 years ago
- ☆24Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆35Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- Logic optimization and technology mapping tool.☆19Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆31Updated 2 months ago
- ☆16Updated 3 years ago
- ☆28Updated 7 years ago
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- DASS HLS Compiler☆29Updated last year
- ☆16Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆22Updated last year
- DATuner Repository☆18Updated 6 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆16Updated 3 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 9 months ago
- ☆53Updated 2 months ago