SJTU-ECTL / GOMIL
GOMIL: Global Optimization of Multiplier by Integer Linear Programming
☆10Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for GOMIL
- ☆15Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- ☆20Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆33Updated last week
- ☆38Updated 2 months ago
- The first version of TritonPart☆22Updated 10 months ago
- Dataset for ML-guided Accelerator Design☆31Updated this week
- ☆29Updated last year
- ☆28Updated 2 years ago
- ☆51Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- An infrastructure for integrated EDA☆38Updated last year
- An Open-Source Tool for CGRA Accelerators☆17Updated 7 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- ☆37Updated 4 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆28Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆30Updated this week
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆39Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- GPU-based logic synthesis tool☆68Updated 4 months ago
- An integrated CGRA design framework☆83Updated last week
- ☆17Updated last year
- ☆50Updated 3 weeks ago