SJTU-ECTL / GOMILLinks
GOMIL: Global Optimization of Multiplier by Integer Linear Programming
☆13Updated 3 years ago
Alternatives and similar repositories for GOMIL
Users that are interested in GOMIL are comparing it to the libraries listed below
Sorting:
- ☆16Updated 4 years ago
- ☆24Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 3 months ago
- GPU-based logic synthesis tool☆86Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 6 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆50Updated 2 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago
- ☆19Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 11 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 6 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- Research paper based on or related to ABC.☆49Updated 3 weeks ago
- ☆36Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆30Updated 2 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆16Updated 2 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- ☆74Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆52Updated 2 months ago
- ☆16Updated 3 years ago
- ☆22Updated last year
- ☆27Updated 7 years ago