GOMIL: Global Optimization of Multiplier by Integer Linear Programming
☆13Aug 25, 2021Updated 4 years ago
Alternatives and similar repositories for GOMIL
Users that are interested in GOMIL are comparing it to the libraries listed below
Sorting:
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated last week
- ☆19Dec 21, 2020Updated 5 years ago
- iEDA water-drop training initiative☆13Sep 10, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 3 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- The first large scale formally verified reasoning dataset for Verilog☆20May 16, 2025Updated 9 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆14Jun 18, 2023Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 11 months ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆18Aug 9, 2025Updated 6 months ago
- ☆14Mar 25, 2023Updated 2 years ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- ☆18Feb 3, 2022Updated 4 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated last month
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- ☆19Jul 12, 2024Updated last year
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆26Apr 29, 2024Updated last year
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated 2 months ago
- ☆83Jan 5, 2026Updated last month
- ☆19Dec 29, 2014Updated 11 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆25Apr 9, 2025Updated 10 months ago