SJTU-ECTL / GOMILLinks
GOMIL: Global Optimization of Multiplier by Integer Linear Programming
☆13Updated 3 years ago
Alternatives and similar repositories for GOMIL
Users that are interested in GOMIL are comparing it to the libraries listed below
Sorting:
- ☆16Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 5 months ago
- ☆18Updated 2 years ago
- ☆25Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 9 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆20Updated 3 months ago
- GPU-based logic synthesis tool☆83Updated 3 weeks ago
- Logic optimization and technology mapping tool.☆19Updated last year
- ☆16Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 6 months ago
- ☆15Updated 2 years ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆34Updated 8 months ago
- ☆52Updated last month
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated 2 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆23Updated 3 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- ☆34Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆16Updated last month
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆12Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- DATuner Repository☆18Updated 6 years ago
- Research paper based on or related to ABC.☆46Updated this week