SJTU-ECTL / GOMILLinks
GOMIL: Global Optimization of Multiplier by Integer Linear Programming
☆13Updated 4 years ago
Alternatives and similar repositories for GOMIL
Users that are interested in GOMIL are comparing it to the libraries listed below
Sorting:
- ☆17Updated 4 years ago
- Collection of digital hardware modules & projects (benchmarks)☆61Updated this week
- ☆24Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- GPU-based logic synthesis tool☆90Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- ☆19Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 11 months ago
- ☆36Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Logic optimization and technology mapping tool.☆19Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- ☆23Updated last year
- ☆16Updated 3 years ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆32Updated 3 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆16Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆17Updated 3 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- ☆53Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year