SJTU-ECTL / GOMILLinks
GOMIL: Global Optimization of Multiplier by Integer Linear Programming
☆13Updated 4 years ago
Alternatives and similar repositories for GOMIL
Users that are interested in GOMIL are comparing it to the libraries listed below
Sorting:
- ☆18Updated 4 years ago
- Using e-graphs for logic synthesis☆26Updated this week
- ☆20Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆40Updated last year
- ☆29Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 8 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆38Updated 3 months ago
- GPU-based logic synthesis tool☆97Updated last week
- ☆16Updated 3 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 6 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- ☆29Updated 8 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- Research paper based on or related to ABC.☆62Updated 3 weeks ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- ☆54Updated 6 months ago
- ☆17Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆42Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆37Updated 6 months ago
- ☆41Updated last year