SJTU-ECTL / GOMIL
GOMIL: Global Optimization of Multiplier by Integer Linear Programming
☆13Updated 3 years ago
Alternatives and similar repositories for GOMIL:
Users that are interested in GOMIL are comparing it to the libraries listed below
- ☆16Updated 4 years ago
- ☆16Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- ☆25Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆46Updated 3 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆31Updated last month
- This is a repo to store circuit design datasets☆15Updated last year
- ☆15Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 6 months ago
- Dataset for ML-guided Accelerator Design☆35Updated 3 months ago
- ☆28Updated 9 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 7 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆17Updated 5 months ago
- ☆50Updated 5 months ago
- Benchmarks for Approximate Circuit Synthesis☆15Updated 4 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year
- Logic optimization and technology mapping tool.☆18Updated last year
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- GPU-based logic synthesis tool☆81Updated 7 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- ☆22Updated 8 months ago
- ☆29Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- The first version of TritonPart☆24Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆99Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆26Updated 5 years ago