SJTU-ECTL / GOMILLinks
GOMIL: Global Optimization of Multiplier by Integer Linear Programming
☆13Updated 4 years ago
Alternatives and similar repositories for GOMIL
Users that are interested in GOMIL are comparing it to the libraries listed below
Sorting:
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- ☆19Updated 5 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆39Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- ☆30Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆20Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- ☆18Updated 4 years ago
- ☆29Updated 8 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆35Updated 10 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Updated 5 years ago
- GPU-based logic synthesis tool☆97Updated 2 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 10 months ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22Updated 8 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- This is a python repo for flattening Verilog☆20Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Updated last year
- An infrastructure for integrated EDA☆42Updated 2 years ago
- ☆17Updated 3 years ago
- ☆44Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago