baichen318 / boom-explorer-public
The open-sourced version of BOOM-Explorer
☆32Updated last year
Related projects ⓘ
Alternatives and complementary repositories for boom-explorer-public
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- An integrated CGRA design framework☆83Updated this week
- ☆15Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- Dataset for ML-guided Accelerator Design☆31Updated 7 months ago
- ☆37Updated 4 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 8 months ago
- ☆11Updated 2 weeks ago
- An Open-Source Tool for CGRA Accelerators☆17Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆33Updated 4 months ago
- A list of our chiplet simulaters☆20Updated 3 years ago
- ☆35Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆13Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆52Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated this week
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month
- ☆12Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆18Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated last week