The open-sourced version of BOOM-Explorer
☆46May 31, 2023Updated 2 years ago
Alternatives and similar repositories for boom-explorer-public
Users that are interested in boom-explorer-public are comparing it to the libraries listed below
Sorting:
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- ☆17Apr 16, 2024Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆59Dec 17, 2024Updated last year
- ☆18Feb 3, 2022Updated 4 years ago
- ☆16Dec 11, 2022Updated 3 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- ☆11Mar 3, 2025Updated last year
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆13Feb 10, 2026Updated 3 weeks ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31May 12, 2023Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆214Aug 8, 2020Updated 5 years ago
- ☆37Jan 7, 2026Updated 2 months ago
- ☆38Oct 21, 2025Updated 4 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 9 months ago
- ☆33Dec 16, 2021Updated 4 years ago
- A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.☆16Feb 14, 2026Updated 3 weeks ago
- ☆15Dec 15, 2022Updated 3 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆42May 29, 2025Updated 9 months ago
- A system-level domain-specific systems-on-chip simulation framework☆21Nov 21, 2022Updated 3 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- Timing prediction dataset download and instructions.☆17Jun 7, 2023Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆531Jun 25, 2024Updated last year
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- [NeurIPS 2023] Reward-Directed Conditional Diffusion: Provable Distribution Estimation and Reward Improvement☆18Oct 30, 2024Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆185Jan 23, 2026Updated last month
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆187Jun 15, 2025Updated 8 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆194May 19, 2025Updated 9 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last week
- ☆67Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week