baichen318 / boom-explorer-public
The open-sourced version of BOOM-Explorer
☆39Updated last year
Alternatives and similar repositories for boom-explorer-public:
Users that are interested in boom-explorer-public are comparing it to the libraries listed below
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- An integrated CGRA design framework☆88Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A list of our chiplet simulaters☆32Updated last month
- An Open-Source Tool for CGRA Accelerators☆65Updated 3 weeks ago
- ☆29Updated 4 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- ☆50Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆46Updated 7 months ago
- ☆44Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆46Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- ☆15Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- DRA+RISC-V Exploration Framework☆16Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 10 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last week
- ☆16Updated 3 years ago
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated 2 weeks ago
- ☆27Updated 6 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆71Updated 2 years ago