MLIR+EqSat
☆25Jan 10, 2026Updated last month
Alternatives and similar repositories for DialEgg
Users that are interested in DialEgg are comparing it to the libraries listed below
Sorting:
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- ☆29Nov 29, 2025Updated 3 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization (ICLR'26)☆64Feb 7, 2026Updated 3 weeks ago
- Optimizing scheduler. Combinatorial instruction scheduling project.☆27Jan 7, 2026Updated last month
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆31Jan 15, 2026Updated last month
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 2 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- An awesome list of e-graph resources☆294Jan 9, 2026Updated last month
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated last month
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆105Jun 17, 2022Updated 3 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆166Updated this week
- ☆40Jan 22, 2026Updated last month
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- Conversions to MLIR EmitC☆134Dec 12, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- Just little bits.☆10Aug 5, 2025Updated 6 months ago
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆117Aug 11, 2025Updated 6 months ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- A translation validation framework for MLIR☆94Mar 19, 2025Updated 11 months ago