Alternatives and similar repositories for DialEgg

Users that are interested in DialEgg are comparing it to the libraries listed below

• cornell-zhang / eqmap
  Using e-graphs for logic synthesis
  ☆28Updated this week
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆52Updated 2 years ago
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆64Updated last year
• Yu-Maryland / Differentiable_Scheduler_ICML24
  Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
  ☆21Updated last year
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆34Updated 11 months ago
• StanfordAHA / aha
  ☆62Updated this week
• cucapra / EventQueue
  EQueue Dialect
  ☆41Updated 3 years ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆34Updated last year
• yaohuicai / smoothe-artifact
  ☆17Updated 4 months ago
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆42Updated 11 months ago
• cornell-zhang / SmoothE
  SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)
  ☆29Updated last week
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆40Updated last year
• microsoft / brainsmith
  Open-source AI acceleration on FPGA: from ONNX to RTL
  ☆38Updated last week
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆60Updated 8 months ago
• amahzoon / genmul
  ☆18Updated 4 years ago
• cornell-zhang / UniSparse
  UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)
  ☆33Updated last year
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆42Updated last year
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 4 years ago
• pku-dasys / easymac
  ☆16Updated 3 years ago
• zslwyuan / Light-HLS
  Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)
  ☆62Updated 3 years ago
• jianyicheng / iiProver
  An LLVM pass to prove that an II works for the given loop for Vitis HLS
  ☆11Updated 4 years ago
• sharc-lab / LightningSim
  A fast, accurate trace-based simulator for High-Level Synthesis.
  ☆73Updated 8 months ago
• euphoric-hardware / rtl-simulation-reading
  ☆18Updated last month
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated 3 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆79Updated this week
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆41Updated last week
• CSUS-LLVM / OptSched
  Optimizing scheduler. Combinatorial instruction scheduling project.
  ☆28Updated last month
• NVlabs / GL0AM
  GL0AM GPU Accelerated Gate Level Logic Simulator
  ☆29Updated 3 months ago
• Xilinx / merlin-compiler
  ☆60Updated 2 years ago