MLIR+EqSat
☆26Jan 10, 2026Updated 4 months ago
Alternatives and similar repositories for DialEgg
Users that are interested in DialEgg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- ☆29Nov 29, 2025Updated 5 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 4 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization (ICLR'26)☆79Apr 25, 2026Updated 3 weeks ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Optimizing scheduler. Combinatorial instruction scheduling project.☆27Jan 7, 2026Updated 4 months ago
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 3 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆19Nov 1, 2022Updated 3 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆33Jan 15, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆34May 7, 2026Updated 2 weeks ago
- An awesome list of e-graph resources☆326Apr 18, 2026Updated last month
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆19Nov 26, 2020Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Just little bits.☆10Aug 5, 2025Updated 9 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- Research paper based on or related to ABC.☆72Jan 19, 2026Updated 4 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆104Jun 17, 2022Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆43Apr 3, 2025Updated last year
- ILAng documentation☆10Nov 2, 2025Updated 6 months ago
- work in progress, playing around with btor2 in rust☆12May 13, 2026Updated last week
- ☆45Jan 22, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆12May 20, 2021Updated 5 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆122Updated this week
- ☆14Aug 27, 2020Updated 5 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆46May 18, 2024Updated 2 years ago
- A standalone structural (gate-level) verilog parser☆41Mar 20, 2026Updated 2 months ago