Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity"
☆25Mar 29, 2025Updated last year
Alternatives and similar repositories for SparSynergy
Users that are interested in SparSynergy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Mar 8, 2025Updated last year
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆42Dec 9, 2024Updated last year
- Fibertree emulator☆17Nov 4, 2024Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- MICRO 2024 Evaluation Artifact for FuseMax☆17Aug 26, 2024Updated last year
- Implementation of NM sparsity recipe presented in the paper "Progressive Gradient Flow for Robust N:M Sparsity Training in Transformers".☆11Feb 5, 2024Updated 2 years ago
- ☆15May 8, 2025Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25May 19, 2026Updated last week
- ☆18Feb 3, 2022Updated 4 years ago
- This repository presents the source code for the paper "MILLION: Mastering Long-Context LLM Inference Via Outlier-Immunized KV Product Qu…☆25Apr 2, 2025Updated last year
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆60Nov 22, 2023Updated 2 years ago
- [ACL 2026 🔥] CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Apr 20, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆19Apr 28, 2026Updated last month
- FSA: Fusing FlashAttention within a Single Systolic Array☆112Apr 15, 2026Updated last month
- Pipelined 64-bit RISC-V core☆16Mar 7, 2024Updated 2 years ago
- Exploring how optimizations for GEMMs work☆33Feb 28, 2026Updated 3 months ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- ☆14Apr 28, 2026Updated last month
- ☆37Oct 21, 2025Updated 7 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆104Apr 26, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆153Jul 19, 2025Updated 10 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆56May 6, 2026Updated 3 weeks ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated last year
- ☆65Nov 29, 2025Updated 6 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- gem5 FS模式实验手册☆46Mar 8, 2023Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆56Jan 20, 2026Updated 4 months ago
- Programming and Assignment Material for ECE 695☆17Apr 23, 2021Updated 5 years ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆32Jul 4, 2024Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 2 months ago