Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexible and Efficient DNN Acceleration through Multi-Level Sparsity"
☆22Mar 29, 2025Updated 11 months ago
Alternatives and similar repositories for SparSynergy
Users that are interested in SparSynergy are comparing it to the libraries listed below
Sorting:
- ☆17Mar 8, 2025Updated last year
- Course Project for High Level Chip Design （高层次芯片设计）☆17Jan 2, 2025Updated last year
- ☆13May 8, 2025Updated 10 months ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Dec 9, 2024Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- MICRO 2024 Evaluation Artifact for FuseMax☆16Aug 26, 2024Updated last year
- ☆13Jan 16, 2026Updated last month
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Implementation of NM sparsity recipe presented in the paper "Progressive Gradient Flow for Robust N:M Sparsity Training in Transformers".☆11Feb 5, 2024Updated 2 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark☆34Jun 24, 2025Updated 8 months ago
- 【2024年新版】国科大 陈云霁 智能计算系统AICS实验代码☆13May 31, 2024Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated last month
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated last year
- ☆17Oct 7, 2025Updated 5 months ago
- ☆33Oct 21, 2025Updated 4 months ago
- ☆17May 9, 2022Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 11 months ago
- This repository presents the source code for the paper "MILLION: Mastering Long-Context LLM Inference Via Outlier-Immunized KV Product Qu…☆23Apr 2, 2025Updated 11 months ago
- ☆17Mar 26, 2025Updated 11 months ago
- Programming and Assignment Material for ECE 695☆17Apr 23, 2021Updated 4 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆91Apr 26, 2025Updated 10 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 3 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- ☆18Feb 3, 2022Updated 4 years ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆31Jul 4, 2024Updated last year