VCA-EPFL / FSALinks
FSA: Fusing FlashAttention within a Single Systolic Array
☆67Updated 3 months ago
Alternatives and similar repositories for FSA
Users that are interested in FSA are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆77Updated 7 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆21Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- ☆61Updated 8 months ago
- ☆32Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆105Updated 7 months ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆46Updated 4 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- ☆50Updated this week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 8 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆42Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆36Updated last month
- eyeriss-chisel3☆40Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆14Updated 2 years ago
- ☆19Updated 6 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆67Updated 4 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago