FSA: Fusing FlashAttention within a Single Systolic Array
☆112Apr 15, 2026Updated last month
Alternatives and similar repositories for FSA
Users that are interested in FSA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆56Jan 20, 2026Updated 4 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆56May 6, 2026Updated 2 weeks ago
- ☆18Feb 3, 2022Updated 4 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆35Nov 22, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆25Mar 29, 2025Updated last year
- Research about dataflow architecture☆14Nov 30, 2023Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- for paper @ ASPLOS‘25’☆16Mar 27, 2025Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆64Jul 22, 2025Updated 10 months ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Framework for Hardware-Aware LLM Exploration☆37Updated this week
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆36Nov 13, 2025Updated 6 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- RISC-V-based many-core neuromorphic architecture☆16May 16, 2026Updated last week
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 4 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆136May 3, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IC implementation of Systolic Array for TPU☆357Oct 21, 2024Updated last year
- The wafer-native AI accelerator simulation platform and inference engine.☆55Jan 1, 2026Updated 4 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- Berkeley's Spatial Array Generator☆1,317Mar 29, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆557May 14, 2026Updated last week
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆114Apr 28, 2025Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- ☆16Oct 20, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆83Mar 12, 2025Updated last year
- Python wrapper for verilator model☆94Feb 10, 2024Updated 2 years ago
- C++ Code☆10Aug 13, 2019Updated 6 years ago
- An open-source benchmark for generating design RTL with natural language☆196Nov 8, 2024Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆104Apr 26, 2025Updated last year
- Some Hardware Architectures for GEMM☆294May 22, 2025Updated last year
- ☆17Mar 8, 2025Updated last year