Alternatives and similar repositories for LLM4HWDesign_Starting_Toolkit

Users that are interested in LLM4HWDesign_Starting_Toolkit are comparing it to the libraries listed below

• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 4 years ago
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆40Updated 2 years ago
• ACADLab / SA-DS
  ☆13Updated last year
• cornell-zhang / eqmap
  Using e-graphs for logic synthesis
  ☆29Updated last week
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆34Updated last year
• IPRC-DIP / CodeV
  ☆53Updated 3 months ago
• milo168 / FPGA25_SAT_Accel
  FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository
  ☆13Updated 9 months ago
• GATECH-EIC / mg-verilog
  ☆52Updated last year
• Yu-Maryland / Differentiable_Scheduler_ICML24
  Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
  ☆21Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆55Updated 6 months ago
• microsoft / brainsmith
  Open-source AI acceleration on FPGA: from ONNX to RTL
  ☆39Updated this week
• HPAI-BSC / TuRTLe
  TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
  ☆35Updated 3 weeks ago
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• BiEchi / chipyard
  ☆10Updated 4 years ago
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆17Updated 5 years ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆75Updated 8 months ago
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆13Updated last year
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆35Updated 11 months ago
• ic-lab-duth / DRIM4HLS
  DUTH RISC V Microprocessor for High Level Synthesis
  ☆10Updated 2 years ago
• UCLA-VAST / heterohalide
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Updated 5 years ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆55Updated last year
• iwls2020-lsml-contest / iwls2020-lsml-contest
  ☆21Updated 3 years ago
• pku-dasys / easymac
  ☆16Updated 3 years ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆30Updated 8 months ago
• UCLA-VAST / AutoDSE
  ACM TODAES Best Paper Award, 2022
  ☆32Updated 2 years ago
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 4 years ago
• QiMeng-IPRC / QiMeng-cpu-v1
  [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples
  ☆27Updated 7 months ago
• icgrp / hipr
  ☆17Updated 2 years ago
• linghaosong / Serpens
  An HBM FPGA based SpMV Accelerator
  ☆17Updated last year
• yaohuicai / smoothe-artifact
  ☆17Updated 4 months ago