Alternatives and similar repositories for LLM4HWDesign_Starting_Toolkit

Users that are interested in LLM4HWDesign_Starting_Toolkit are comparing it to the libraries listed below

• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆34Updated last year
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆40Updated 2 years ago
• yzwangfeng / reram-synthesis
  A synthesis flow for hybrid processing-in-RRAM modes
  ☆12Updated 4 years ago
• cornell-zhang / eqmap
  Using e-graphs for logic synthesis
  ☆26Updated last week
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆29Updated 8 months ago
• ACADLab / SA-DS
  ☆13Updated last year
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆13Updated last year
• HPAI-BSC / TuRTLe
  TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
  ☆35Updated last week
• milo168 / FPGA25_SAT_Accel
  FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository
  ☆13Updated 9 months ago
• GATECH-EIC / mg-verilog
  ☆51Updated last year
• IPRC-DIP / CodeV
  ☆53Updated 3 months ago
• Intelligent-Computing-Research-Group / HaVen
  [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
  ☆31Updated 5 months ago
• Yu-Maryland / Differentiable_Scheduler_ICML24
  Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.
  ☆20Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆75Updated 8 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆34Updated 8 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆54Updated 6 months ago
• QiMeng-IPRC / QiMeng-cpu-v1
  [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples
  ☆26Updated 7 months ago
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆17Updated 5 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆39Updated last year
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆35Updated 10 months ago
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• UCLA-VAST / heterohalide
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Updated 5 years ago
• ic-lab-duth / DRIM4HLS
  DUTH RISC V Microprocessor for High Level Synthesis
  ☆10Updated 2 years ago
• masc-ucsc / hdlagent
  LLM Agent for Hardware Description Language
  ☆20Updated 6 months ago
• yaohuicai / smoothe-artifact
  ☆17Updated 4 months ago
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 4 years ago
• amahzoon / genmul
  ☆18Updated 4 years ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆54Updated 11 months ago