GATECH-EIC / LLM4HWDesign_Starting_ToolkitLinks
LLM4HWDesign Starting Toolkit
☆18Updated last year
Alternatives and similar repositories for LLM4HWDesign_Starting_Toolkit
Users that are interested in LLM4HWDesign_Starting_Toolkit are comparing it to the libraries listed below
Sorting:
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- ☆13Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆30Updated last month
- ☆21Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Updated 7 months ago
- ☆20Updated 3 years ago
- ☆49Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆54Updated 5 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- ☆49Updated last month
- ACM TODAES Best Paper Award, 2022☆30Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- ☆10Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- An HBM FPGA based SpMV Accelerator☆16Updated last year
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- ☆24Updated 5 months ago
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Updated 2 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- ☆22Updated 8 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆67Updated 6 months ago