LLM4HWDesign Starting Toolkit
☆20Oct 4, 2024Updated last year
Alternatives and similar repositories for LLM4HWDesign_Starting_Toolkit
Users that are interested in LLM4HWDesign_Starting_Toolkit are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆30Jun 25, 2024Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- ☆15Oct 8, 2024Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆61Dec 17, 2024Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Feb 25, 2026Updated 6 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 11 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆20Jan 17, 2026Updated 7 months ago
- Datasets for EDA LLM research☆46Jan 17, 2025Updated last year
- A standalone structural (gate-level) verilog parser☆42Jul 29, 2026Updated last month
- ACM TODAES Best Paper Award, 2022☆35Oct 24, 2023Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated last month
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆24Jan 28, 2026Updated 7 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆18Feb 3, 2022Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆59Jan 8, 2025Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- A Lean-embedded framework to verify Verilog modules☆15Aug 15, 2026Updated 2 weeks ago
- ☆58Oct 8, 2024Updated last year
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆108Jul 29, 2025Updated last year
- Python version of tools to work with AIG formatted files☆13May 20, 2025Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 5 years ago
- New batched algorithm for sparse matrix-matrix multiplication (SpMM)☆16May 7, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆21Updated this week
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- [ICCD2026] CPPL: A Circuit Prompt Programming Language☆20Aug 19, 2026Updated 2 weeks ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 5 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆152Jul 23, 2025Updated last year
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- ☆19Feb 9, 2026Updated 6 months ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆33Dec 13, 2023Updated 2 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- ☆22Dec 27, 2024Updated last year
- ☆13Oct 11, 2024Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆28Jul 12, 2023Updated 3 years ago
- ☆30Dec 24, 2023Updated 2 years ago