GATECH-EIC / LLM4HWDesign_Starting_Toolkit
LLM4HWDesign Starting Toolkit
☆16Updated last month
Related projects ⓘ
Alternatives and complementary repositories for LLM4HWDesign_Starting_Toolkit
- ☆44Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated last year
- ☆11Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆21Updated 2 months ago
- ☆20Updated 6 months ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated last week
- This is a python repo for flattening Verilog☆12Updated 3 weeks ago
- This is a repo to store circuit design datasets☆15Updated 9 months ago
- ☆15Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated this week
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆27Updated 11 months ago
- Dataset for ML-guided Accelerator Design☆31Updated 7 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆15Updated last month
- ☆49Updated 2 weeks ago
- ☆20Updated last year
- Datasets for EDA LLM research☆18Updated 4 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆24Updated 2 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆34Updated 6 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆20Updated 3 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆16Updated this week
- ☆12Updated 3 years ago