lydiawunan / HLS-Perf-Prediction-with-GNNs
High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing
☆43Updated 3 months ago
Related projects: ⓘ
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆45Updated 2 months ago
- Dataset for ML-guided Accelerator Design☆30Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆15Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆37Updated 11 months ago
- ☆15Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆65Updated last year
- ☆18Updated 4 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 5 years ago
- ☆15Updated last year
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 3 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆15Updated 2 months ago
- A list of our chiplet simulaters☆18Updated 3 years ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago
- ACM TODAES Best Paper Award, 2022☆23Updated 10 months ago
- The open-sourced version of BOOM-Explorer☆31Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆37Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆17Updated 2 years ago
- ☆29Updated 11 months ago
- An integrated CGRA design framework☆82Updated 9 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆72Updated this week
- ☆32Updated 2 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated last year
- ☆24Updated 9 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆33Updated 4 years ago
- A graph linear algebra overlay☆47Updated last year