lydiawunan / HLS-Perf-Prediction-with-GNNsLinks
High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing
☆51Updated last year
Alternatives and similar repositories for HLS-Perf-Prediction-with-GNNs
Users that are interested in HLS-Perf-Prediction-with-GNNs are comparing it to the libraries listed below
Sorting:
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- ☆27Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆16Updated 3 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 10 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆44Updated this week
- ☆20Updated 3 years ago
- The first version of TritonPart☆29Updated last year
- ☆54Updated 5 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆85Updated 6 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- A list of our chiplet simulaters☆43Updated 4 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆24Updated 3 years ago
- ☆31Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- ☆63Updated 6 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆15Updated 2 years ago
- ☆23Updated last year