lydiawunan / HLS-Perf-Prediction-with-GNNs
High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing
☆47Updated 8 months ago
Alternatives and similar repositories for HLS-Perf-Prediction-with-GNNs:
Users that are interested in HLS-Perf-Prediction-with-GNNs are comparing it to the libraries listed below
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated last month
- Dataset for ML-guided Accelerator Design☆34Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆40Updated 4 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆14Updated 2 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆25Updated 9 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆21Updated 2 years ago
- ☆28Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆70Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 5 months ago
- A list of our chiplet simulaters☆28Updated 3 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- ☆29Updated last year
- ☆39Updated 7 months ago
- ☆16Updated 3 years ago
- ☆9Updated 2 years ago
- ☆39Updated this week
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- ☆22Updated 7 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- The first version of TritonPart☆23Updated last year
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆26Updated last year
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- ☆42Updated 10 months ago