lydiawunan / HLS-Perf-Prediction-with-GNNs
High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing
☆51Updated 11 months ago
Alternatives and similar repositories for HLS-Perf-Prediction-with-GNNs
Users that are interested in HLS-Perf-Prediction-with-GNNs are comparing it to the libraries listed below
Sorting:
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 5 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated 7 months ago
- ☆25Updated last year
- A list of our chiplet simulaters☆32Updated last month
- ☆16Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆22Updated 10 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆29Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆35Updated 3 weeks ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆72Updated 2 years ago
- ☆10Updated 2 years ago
- ☆30Updated 3 years ago
- Artificial Netlist Generator☆39Updated last year
- The first version of TritonPart☆26Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆53Updated 2 months ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 4 years ago
- An integrated CGRA design framework☆88Updated last month
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- ☆29Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago