lydiawunan / HLS-Perf-Prediction-with-GNNsView external linksLinks
High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing
☆54Jun 6, 2024Updated last year
Alternatives and similar repositories for HLS-Perf-Prediction-with-GNNs
Users that are interested in HLS-Perf-Prediction-with-GNNs are comparing it to the libraries listed below
Sorting:
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 3 years ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Dec 10, 2024Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Apr 15, 2022Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆43Nov 18, 2024Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Jan 15, 2026Updated last month
- ☆18Feb 3, 2022Updated 4 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆31Dec 13, 2023Updated 2 years ago
- ☆37Jan 20, 2022Updated 4 years ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- ☆62Mar 24, 2025Updated 10 months ago
- ☆29Oct 4, 2017Updated 8 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ☆60Aug 4, 2023Updated 2 years ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- Liveness-driven random C code generator☆42Jul 30, 2025Updated 6 months ago
- ☆48Dec 10, 2024Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆12Jun 25, 2020Updated 5 years ago
- ☆45Jan 28, 2026Updated 2 weeks ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- ☆18Mar 29, 2022Updated 3 years ago
- ☆11Mar 14, 2023Updated 2 years ago
- ☆18May 23, 2021Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Jan 8, 2025Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Dec 19, 2025Updated last month
- A scalable High-Level Synthesis framework on MLIR☆288May 15, 2024Updated last year
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Jan 15, 2026Updated last month
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆24Nov 8, 2024Updated last year
- Falcon Merlin Compiler☆41Jun 12, 2020Updated 5 years ago
- A graph linear algebra overlay☆51Apr 26, 2023Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Jul 26, 2024Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- ☆10Aug 22, 2023Updated 2 years ago
- ☆11Aug 5, 2023Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Aug 5, 2022Updated 3 years ago