jasonlin316 / GCN-Inference-Acceleration-HLS
An end-to-end GCN inference accelerator written in HLS
☆18Updated 2 years ago
Related projects: ⓘ
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- ☆15Updated last year
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- [ASAP 2020; FPGA 2020] Hardware architecture to accelerate GNNs (common IP modules for minibatch training and full batch inference)☆41Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆32Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆10Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆11Updated 10 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆15Updated 2 years ago
- ☆16Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- Heterogenous ML accelerator☆15Updated 5 months ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- A graph linear algebra overlay☆47Updated last year
- ☆15Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆65Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆9Updated 2 months ago
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- ☆23Updated 5 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆43Updated 3 months ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆31Updated 4 months ago
- NeuroSpector: Dataflow and Mapping Optimization of Deep Neural Network Accelerators☆16Updated 4 months ago
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆11Updated 2 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆13Updated 5 months ago