Framework Open EDA Gui
☆73Dec 11, 2024Updated last year
Alternatives and similar repositories for FOEDAG
Users that are interested in FOEDAG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- An Open-source FPGA IP Generator☆1,079Apr 11, 2026Updated last week
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- FOSS Flow For FPGA☆431Jan 6, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 10 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 10 months ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆241Apr 10, 2026Updated last week
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- GitHub Repository for the HW CWE SIG☆17Mar 25, 2026Updated 3 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆70Updated this week
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- ☆16Apr 30, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated last month
- FPGA tool performance profiling☆106Feb 24, 2024Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- IDEA project source files☆112Oct 15, 2025Updated 6 months ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- ☆31Oct 2, 2023Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A list of resources related to the open-source FPGA projects☆449Nov 26, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- Build Customized FPGA Implementations for Vivado☆367Apr 7, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- ☆27Feb 15, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated last month
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆150Mar 17, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,216Updated this week
- Modular hardware build system☆1,143Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago