os-fpga / FOEDAGLinks
Framework Open EDA Gui
☆66Updated 6 months ago
Alternatives and similar repositories for FOEDAG
Users that are interested in FOEDAG are comparing it to the libraries listed below
Sorting:
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆70Updated 9 months ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆36Updated 2 weeks ago
- ☆26Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆71Updated this week
- ☆31Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆83Updated 6 months ago
- ideas and eda software for vlsi design☆50Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 5 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆67Updated this week
- Control and Status Register map generator for HDL projects☆116Updated last month
- SystemVerilog frontend for Yosys☆128Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆61Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Drawio => VHDL and Verilog☆55Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆44Updated 2 months ago
- FPGA and Digital ASIC Build System☆74Updated last week
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- Control and status register code generator toolchain☆138Updated last month
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆54Updated this week
- ☆23Updated this week
- A simple DDR3 memory controller☆55Updated 2 years ago
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- Running Python code in SystemVerilog☆69Updated 2 weeks ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆55Updated 3 weeks ago