Framework Open EDA Gui
☆74Dec 11, 2024Updated last year
Alternatives and similar repositories for FOEDAG
Users that are interested in FOEDAG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Raptor end-to-end FPGA Compiler and GUI☆98Dec 11, 2024Updated last year
- An Open-source FPGA IP Generator☆1,122Updated this week
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 11 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FOSS Flow For FPGA☆444Jan 6, 2025Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆276Updated this week
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- GitHub Repository for the HW CWE SIG☆17May 27, 2026Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆123Jun 29, 2026Updated last week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- ☆16Apr 30, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Jul 1, 2026Updated last week
- Netlist API (and more) for EDA flow development☆143Updated this week
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- IDEA project source files☆114Apr 15, 2026Updated 2 months ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- ☆31Oct 2, 2023Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A list of resources related to the open-source FPGA projects☆460Nov 26, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆774Jun 30, 2026Updated last week
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- Build Customized FPGA Implementations for Vivado☆382Jun 30, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- ☆26Feb 15, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11May 29, 2026Updated last month
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆156Mar 17, 2023Updated 3 years ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,245Updated this week
- Modular hardware build system☆1,172Jun 30, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Jul 1, 2026Updated last week
- 3D FPGA Architecture Exploration Tool☆19Jun 22, 2026Updated 2 weeks ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago