os-fpga / FOEDAGLinks
Framework Open EDA Gui
☆65Updated 5 months ago
Alternatives and similar repositories for FOEDAG
Users that are interested in FOEDAG are comparing it to the libraries listed below
Sorting:
- ☆22Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- Raptor end-to-end FPGA Compiler and GUI☆80Updated 5 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆31Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- A simple DDR3 memory controller☆55Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆35Updated last week
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- Control and status register code generator toolchain☆137Updated last week
- SystemVerilog frontend for Yosys☆117Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- ☆26Updated last year
- Control and Status Register map generator for HDL projects☆116Updated last week
- FPGA and Digital ASIC Build System☆74Updated 2 weeks ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆60Updated last year
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆53Updated last month
- OSVVM Documentation☆34Updated 3 weeks ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆59Updated 3 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago