Framework Open EDA Gui
☆74Dec 11, 2024Updated last year
Alternatives and similar repositories for FOEDAG
Users that are interested in FOEDAG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Raptor end-to-end FPGA Compiler and GUI☆97Dec 11, 2024Updated last year
- An Open-source FPGA IP Generator☆1,094Updated this week
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 9 months ago
- FOSS Flow For FPGA☆435Jan 6, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a SpyDrNet Plugin for a physical design related transformations☆16Updated this week
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆252Apr 27, 2026Updated last week
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- GitHub Repository for the HW CWE SIG☆17Apr 27, 2026Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆73Updated this week
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- ☆16Apr 30, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255Feb 22, 2026Updated 2 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆136Updated this week
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated last year
- IDEA project source files☆112Apr 15, 2026Updated 3 weeks ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- ☆31Oct 2, 2023Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A list of resources related to the open-source FPGA projects☆454Nov 26, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated last week
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- Build Customized FPGA Implementations for Vivado☆371Apr 29, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- ☆26Feb 15, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11May 1, 2026Updated last week
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226Updated this week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆152Mar 17, 2023Updated 3 years ago
- Modular hardware build system☆1,156Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆459Apr 5, 2026Updated last month
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆19Nov 26, 2020Updated 5 years ago