os-fpga / FOEDAGLinks
Framework Open EDA Gui
☆65Updated 5 months ago
Alternatives and similar repositories for FOEDAG
Users that are interested in FOEDAG are comparing it to the libraries listed below
Sorting:
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆78Updated 5 months ago
- FPGA and Digital ASIC Build System☆74Updated 2 weeks ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆67Updated 8 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆68Updated this week
- ☆26Updated last year
- ☆31Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated last week
- SystemVerilog frontend for Yosys☆117Updated last week
- Extensible FPGA control platform☆62Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- ☆25Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆59Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Control and status register code generator toolchain☆137Updated last week
- SpinalHDL Hardware Math Library☆86Updated 10 months ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- FuseSoC standard core library☆139Updated last week