os-fpga / FOEDAGView external linksLinks
Framework Open EDA Gui
☆73Dec 11, 2024Updated last year
Alternatives and similar repositories for FOEDAG
Users that are interested in FOEDAG are comparing it to the libraries listed below
Sorting:
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- An Open-source FPGA IP Generator☆1,047Updated this week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 6 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 8 months ago
- A bit-serial CPU☆19Sep 29, 2019Updated 6 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆134Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆57Updated this week
- Fabric generator and CAD tools.☆217Feb 7, 2026Updated last week
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 2 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Jan 13, 2026Updated last month
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- PCB files for the Adafruit TB6612 Motor Driver Breakout☆10Jun 14, 2019Updated 6 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- fast, responsive and verbose image viewer☆12Dec 7, 2025Updated 2 months ago
- GitHub Repository for the HW CWE SIG☆16Jan 21, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆750Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 10 months ago
- FOSS Flow For FPGA☆423Jan 6, 2025Updated last year
- IDEA project source files☆111Oct 15, 2025Updated 3 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- Online viewer of Xschem schematic files☆28Dec 14, 2025Updated 2 months ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- Gxin的Qt Demo仓库☆12Aug 18, 2018Updated 7 years ago
- Obtain robust odometry from your noisy panoramic 2D LIDAR [IROS'22]☆21Dec 20, 2025Updated last month
- TBD☆14Feb 6, 2025Updated last year
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated 11 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆315Jun 30, 2025Updated 7 months ago
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated last year
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- Varius examples of Qt Widgets/Components☆26Aug 1, 2009Updated 16 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆14Aug 29, 2018Updated 7 years ago