os-fpga / FOEDAGLinks
Framework Open EDA Gui
☆69Updated 10 months ago
Alternatives and similar repositories for FOEDAG
Users that are interested in FOEDAG are comparing it to the libraries listed below
Sorting:
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Sphinx Extension which generates various types of diagrams from Verilog code.☆62Updated 2 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- FuseSoC standard core library☆147Updated 5 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆67Updated 3 weeks ago
- Raptor end-to-end FPGA Compiler and GUI☆87Updated 10 months ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆99Updated 8 months ago
- Test dashboard for verification features in Verilator☆27Updated this week
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆85Updated last week
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last month
- A SystemVerilog source file pickler.☆60Updated last year
- Simple parser for extracting VHDL documentation☆72Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆119Updated last month
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆27Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated 2 months ago
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- ☆44Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago