Framework Open EDA Gui
☆74Dec 11, 2024Updated last year
Alternatives and similar repositories for FOEDAG
Users that are interested in FOEDAG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- An Open-source FPGA IP Generator☆1,129Updated this week
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FOSS Flow For FPGA☆446Jan 6, 2025Updated last year
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- ☆16Apr 30, 2021Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆265Jul 22, 2026Updated last week
- FPGA tool performance profiling☆109Feb 24, 2024Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated last year
- IDEA project source files☆115Apr 15, 2026Updated 3 months ago
- Netlist API (and more) for EDA flow development☆150Updated this week
- This is repo for the Niobium Compiler support in OpenFHE. It is up to date with OpenFHE 1.4.2☆15Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- ☆30Oct 2, 2023Updated 2 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- A list of resources related to the open-source FPGA projects☆460Nov 26, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆782Jul 2, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Build Customized FPGA Implementations for Vivado☆383Updated this week
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11May 29, 2026Updated last month
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆280Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,252Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆469Updated this week
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated last year
- Modular hardware build system☆1,193Updated this week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆154Mar 17, 2023Updated 3 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆20Nov 26, 2020Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated 3 weeks ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago