os-fpga / Virtual-FPGA-LabLinks
This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, under FOSSi Foundation.
☆224Updated 4 months ago
Alternatives and similar repositories for Virtual-FPGA-Lab
Users that are interested in Virtual-FPGA-Lab are comparing it to the libraries listed below
Sorting:
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆120Updated last month
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆142Updated 3 weeks ago
- RISC-V soft-core microcontroller for FPGA implementation☆186Updated 2 weeks ago
- Basic RISC-V Test SoC☆157Updated 6 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆152Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆56Updated last year
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- ☆352Updated 2 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆95Updated 7 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆147Updated this week
- ☆107Updated 2 years ago
- Verilog/SystemVerilog Guide☆73Updated last year
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 5 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆134Updated 5 years ago
- WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]☆155Updated last month
- https://caravel-user-project.readthedocs.io☆222Updated 8 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆273Updated 5 months ago
- A simple implementation of a UART modem in Verilog.☆160Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆430Updated last week
- Arduino compatible Risc-V Based SOC☆157Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆360Updated 8 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- It contains a curated list of awesome RISC-V Resources.☆261Updated 9 months ago