This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, under FOSSi Foundation.
☆268Apr 25, 2026Updated 2 months ago
Alternatives and similar repositories for Virtual-FPGA-Lab
Users that are interested in Virtual-FPGA-Lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆41Jul 3, 2023Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆99Apr 25, 2026Updated 2 months ago
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆214Apr 25, 2026Updated 2 months ago
- ☆21Apr 25, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆87Oct 28, 2023Updated 2 years ago
- A list of resources related to the open-source FPGA projects☆460Nov 26, 2022Updated 3 years ago
- An Open-source FPGA IP Generator☆1,126Updated this week
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆65Dec 19, 2021Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆35Dec 10, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆26Aug 12, 2022Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆156Mar 17, 2023Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated last year
- https://caravel-user-project.readthedocs.io☆239Feb 25, 2025Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆33Aug 28, 2023Updated 2 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 3 months ago
- An overview of TL-Verilog resources and projects☆89Apr 25, 2026Updated 2 months ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,373Mar 2, 2026Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- CORE-V Family of RISC-V Cores☆363Mar 31, 2026Updated 3 months ago
- ☆26Feb 15, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- Example LED blinking project for your FPGA dev board of choice☆196Feb 28, 2026Updated 4 months ago
- Framework Open EDA Gui☆74Dec 11, 2024Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆126Jul 31, 2021Updated 4 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆250Updated this week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 2 weeks ago