os-fpga / Virtual-FPGA-LabLinks
This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, under FOSSi Foundation.
☆214Updated 2 months ago
Alternatives and similar repositories for Virtual-FPGA-Lab
Users that are interested in Virtual-FPGA-Lab are comparing it to the libraries listed below
Sorting:
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆143Updated 4 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆139Updated 3 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated last week
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆93Updated 5 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆104Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- ☆339Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆264Updated 3 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- SystemVerilog Tutorial☆166Updated 3 months ago
- Verilog/SystemVerilog Guide☆72Updated last year
- An overview of TL-Verilog resources and projects☆81Updated 5 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆119Updated 4 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 3 months ago
- A simple implementation of a UART modem in Verilog.☆153Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆135Updated last week
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- ☆99Updated last year
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆80Updated 2 months ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 months ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- https://caravel-user-project.readthedocs.io☆215Updated 6 months ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆404Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- ☆60Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- Arduino compatible Risc-V Based SOC☆155Updated last year