os-fpga / Virtual-FPGA-LabLinks
This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, under FOSSi Foundation.
☆217Updated 3 months ago
Alternatives and similar repositories for Virtual-FPGA-Lab
Users that are interested in Virtual-FPGA-Lab are comparing it to the libraries listed below
Sorting:
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆146Updated 4 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆94Updated 6 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated 3 weeks ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆268Updated 3 months ago
- ☆346Updated 2 years ago
- An overview of TL-Verilog resources and projects☆82Updated 5 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆140Updated 3 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆108Updated last year
- RISC-V microcontroller IP core developed in Verilog☆181Updated 5 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- CORE-V Family of RISC-V Cores☆294Updated 7 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆53Updated last year
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 3 months ago
- SystemVerilog Tutorial☆172Updated 4 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆408Updated last week
- A simple implementation of a UART modem in Verilog.☆155Updated 3 years ago
- Communication framework for RTL simulation and emulation.☆294Updated last week
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆348Updated 6 months ago
- https://caravel-user-project.readthedocs.io☆217Updated 6 months ago
- Verilog/SystemVerilog Guide☆72Updated last year
- Arduino compatible Risc-V Based SOC☆156Updated last year
- ☆103Updated 2 years ago
- Verilog HDL files☆153Updated last year
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆113Updated 3 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year
- ☆60Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆214Updated this week