This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, under FOSSi Foundation.
☆242Jun 11, 2025Updated 9 months ago
Alternatives and similar repositories for Virtual-FPGA-Lab
Users that are interested in Virtual-FPGA-Lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆40Jul 3, 2023Updated 2 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆98Mar 6, 2025Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆83Oct 28, 2023Updated 2 years ago
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆211Feb 24, 2026Updated 3 weeks ago
- ☆20Dec 22, 2025Updated 3 months ago
- A list of resources related to the open-source FPGA projects☆444Nov 26, 2022Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Dec 19, 2021Updated 4 years ago
- An Open-source FPGA IP Generator☆1,062Updated this week
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆230Feb 25, 2025Updated last year
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Aug 12, 2022Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- An overview of TL-Verilog resources and projects☆86Feb 11, 2026Updated last month
- ☆15Dec 2, 2021Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Aug 23, 2021Updated 4 years ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,282Mar 2, 2026Updated 3 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Updated this week
- CORE-V Family of RISC-V Cores☆340Feb 13, 2025Updated last year
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- ☆27Feb 15, 2025Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆287Mar 27, 2024Updated last year
- Example LED blinking project for your FPGA dev board of choice☆191Feb 28, 2026Updated 3 weeks ago
- Framework Open EDA Gui☆73Dec 11, 2024Updated last year
- TinkerCAD Resources for Freshies Orientation 2020☆10Jan 3, 2021Updated 5 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆243Mar 4, 2026Updated 2 weeks ago