A usable language reference for VHDL that is concise, direct, and easy to understand.
☆26Apr 8, 2026Updated last month
Alternatives and similar repositories for vhdlref
Users that are interested in vhdlref are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- VHDL related news.☆27Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆51Jun 5, 2022Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Building and deploying container images for open source electronic design automation (EDA)☆122Oct 3, 2024Updated last year
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- An abstract language model of VHDL written in Python.☆64May 11, 2026Updated 2 weeks ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- VHDL plugin for RgGen☆15Apr 19, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 2 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 3 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆258May 15, 2026Updated 2 weeks ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Scripts to build and use docker images including GHDL☆43Nov 20, 2024Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆27Mar 17, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 8 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 3 months ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- A JSON library implemented in VHDL.☆84Feb 8, 2026Updated 3 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Style guide enforcement for VHDL☆240Updated this week
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 4 months ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆67Nov 7, 2025Updated 6 months ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year