os-fpga / GettingStartedWithFPGAsLinks
Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.
☆35Updated 2 years ago
Alternatives and similar repositories for GettingStartedWithFPGAs
Users that are interested in GettingStartedWithFPGAs are comparing it to the libraries listed below
Sorting:
- Raptor end-to-end FPGA Compiler and GUI☆84Updated 8 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆57Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- RISC-V Nox core☆68Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Framework Open EDA Gui☆68Updated 8 months ago
- An overview of TL-Verilog resources and projects☆81Updated 5 months ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆93Updated 5 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆105Updated this week
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆64Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- ☆60Updated 4 years ago
- ☆99Updated 2 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆81Updated this week
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated last week
- This repository contains the codebase for Virtual FPGA Lab in Makerchip contributing as a participant in Google Summer of Code 2021, unde…☆214Updated 2 months ago
- Solving Sudokus using open source formal verification tools☆17Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆48Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 5 months ago