os-fpga / GettingStartedWithFPGAsLinks
Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.
☆35Updated 2 years ago
Alternatives and similar repositories for GettingStartedWithFPGAs
Users that are interested in GettingStartedWithFPGAs are comparing it to the libraries listed below
Sorting:
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Raptor end-to-end FPGA Compiler and GUI☆84Updated 8 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- Framework Open EDA Gui☆68Updated 8 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- Open source ISS and logic RISC-V 32 bit project☆57Updated 2 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆54Updated 4 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆77Updated 2 months ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated 3 weeks ago
- ☆41Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 6 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 3 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆140Updated 2 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆78Updated last week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆62Updated 3 weeks ago
- RISC-V Nox core☆66Updated 3 weeks ago
- Solving Sudokus using open source formal verification tools☆17Updated 2 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆48Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 9 months ago
- An overview of TL-Verilog resources and projects☆80Updated 4 months ago
- HF-RISC SoC☆36Updated 2 months ago
- ☆60Updated 3 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆98Updated last month
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year