cfelton / rheaLinks
A collection of MyHDL cores and tools for complex digital circuit design
☆86Updated 6 years ago
Alternatives and similar repositories for rhea
Users that are interested in rhea are comparing it to the libraries listed below
Sorting:
- Python tools for Vivado Projects☆73Updated 6 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- A VHDL frontend for Yosys☆102Updated 8 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 6 months ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 8 years ago
- ☆133Updated 6 months ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- FuseSoC standard core library☆143Updated 3 weeks ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆328Updated last month
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- that FPGA flow☆9Updated 9 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- An Open Source configuration of the Arty platform☆129Updated last year
- Verification Utilities for MyHDL☆17Updated last year
- Verilog wishbone components☆115Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆25Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- ☆19Updated last year
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 3 years ago