cfelton / rheaLinks
A collection of MyHDL cores and tools for complex digital circuit design
☆86Updated 6 years ago
Alternatives and similar repositories for rhea
Users that are interested in rhea are comparing it to the libraries listed below
Sorting:
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- A VHDL frontend for Yosys☆104Updated 8 years ago
- A very simple UART implementation in MyHDL☆17Updated 11 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- ☆137Updated 10 months ago
- The original high performance and small footprint system-on-chip based on Migen™☆337Updated 2 weeks ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- ☆112Updated 4 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Verilog wishbone components☆119Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆219Updated 3 years ago
- FuseSoC standard core library☆147Updated 5 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆82Updated 5 years ago
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- VHDL library 4 FPGAs☆181Updated last week
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- OpenFPGA☆33Updated 7 years ago
- Utilities for MyHDL☆19Updated last year
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- ☆63Updated 6 years ago