cfelton / rheaLinks
A collection of MyHDL cores and tools for complex digital circuit design
☆86Updated 6 years ago
Alternatives and similar repositories for rhea
Users that are interested in rhea are comparing it to the libraries listed below
Sorting:
- Python tools for Vivado Projects☆73Updated 6 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 3 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆328Updated 3 weeks ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- A VHDL frontend for Yosys☆102Updated 8 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Core description files for FuseSoC☆124Updated 4 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Sample minimal Vivado project for Parallella FPGA☆42Updated 9 years ago
- A wishbone controlled scope for FPGA's☆82Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- FuseSoC standard core library☆139Updated last week
- ☆19Updated last year
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- that FPGA flow☆9Updated 9 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆80Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Streaming based VHDL parser.☆84Updated 10 months ago
- Verilog wishbone components☆115Updated last year
- ☆60Updated last year
- Open FPGA tools☆259Updated 5 years ago