Alternatives and similar repositories for rhea:

Users that are interested in rhea are comparing it to the libraries listed below

• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 5 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 3 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆170Updated last month
• knielsen / ice40_viewer
  ☆59Updated last year
• devbisme / myhdl-resources
  A collection of awesome MyHDL tutorials, projects and third-party tools.
  ☆93Updated 3 years ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 10 years ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆94Updated 2 years ago
• makestuff / libfpgalink
  LIB:Library for interacting with an FPGA over USB
  ☆84Updated 4 years ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆86Updated 5 months ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆102Updated 7 years ago
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆75Updated last year
• swetland / zynq-sandbox
  a playground for xilinx zynq fpga experiments
  ☆48Updated 6 years ago
• ldoolitt / vhd2vl
  ☆128Updated 2 months ago
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆116Updated 8 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆126Updated 3 weeks ago
• jck / riscv
  ☆19Updated last year
• m-labs / lm32
  LatticeMico32 soft processor
  ☆104Updated 10 years ago
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆125Updated last year
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆58Updated 7 years ago
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆318Updated last week
• rubund / graywolf
  ☆110Updated 4 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated last year
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆48Updated 11 months ago
• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆80Updated 5 years ago
• pbing / USB
  FPGA USB 1.1 Low-Speed Implementation
  ☆33Updated 6 years ago
• laforest / Octavo
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆72Updated 5 years ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆84Updated 6 years ago
• cfelton / gizflo
  that FPGA flow
  ☆9Updated 9 years ago
• VLSI-EDA / PoC-Examples
  This repository contains synthesizable examples which use the PoC-Library.
  ☆36Updated 4 years ago