Alternatives and similar repositories for rhea:

Users that are interested in rhea are comparing it to the libraries listed below

• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 5 years ago
• Featherweight-IP / fwrisc
  Featherweight RISC-V implementation
  ☆52Updated 3 years ago
• ZipCPU / autofpga
  A utility for Composing FPGA designs from Peripherals
  ☆170Updated 3 weeks ago
• makestuff / libfpgalink
  LIB:Library for interacting with an FPGA over USB
  ☆83Updated 4 years ago
• devbisme / myhdl-resources
  A collection of awesome MyHDL tutorials, projects and third-party tools.
  ☆93Updated 3 years ago
• tommythorn / yarvi
  Yet Another RISC-V Implementation
  ☆86Updated 3 months ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆94Updated 2 years ago
• laforest / Octavo
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆72Updated 5 years ago
• andrecp / myhdl_simple_uart
  A very simple UART implementation in MyHDL
  ☆17Updated 10 years ago
• knielsen / ice40_viewer
  ☆58Updated last year
• swetland / zynq-sandbox
  a playground for xilinx zynq fpga experiments
  ☆48Updated 6 years ago
• ldoolitt / vhd2vl
  ☆124Updated last month
• cliffordwolf / PonyLink
  A single-wire bi-directional chip-to-chip interface for FPGAs
  ☆116Updated 8 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆124Updated 3 weeks ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆102Updated 10 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆65Updated 3 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆57Updated 7 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆125Updated 4 years ago
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated last year
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆124Updated last year
• ZipCPU / wbscope
  A wishbone controlled scope for FPGA's
  ☆74Updated last year
• hamsternz / FPGA_GigabitTx
  Sending UDP packets out over a Gigabit PHY with an FPGA.
  ☆42Updated 8 years ago
• rubund / graywolf
  ☆109Updated 3 years ago
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆315Updated this week
• forflo / yodl
  A VHDL frontend for Yosys
  ☆102Updated 7 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆17Updated last year
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆55Updated last year
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆55Updated 7 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆113Updated last year
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆38Updated 7 months ago