cfelton / rheaLinks
A collection of MyHDL cores and tools for complex digital circuit design
☆86Updated 6 years ago
Alternatives and similar repositories for rhea
Users that are interested in rhea are comparing it to the libraries listed below
Sorting:
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- The original high performance and small footprint system-on-chip based on Migen™☆333Updated 2 months ago
- ☆134Updated 7 months ago
- A VHDL frontend for Yosys☆103Updated 8 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Python tools for Vivado Projects☆73Updated 6 years ago
- ☆112Updated 4 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- Monitor and display signal waveforms from your MyHDL/nMigen digital design in a Jupyter notebook.☆40Updated last year
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆218Updated 3 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- A wishbone controlled scope for FPGA's☆83Updated last year
- An Open Source configuration of the Arty platform☆130Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated 2 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- Verilog wishbone components☆116Updated last year
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆80Updated 5 years ago
- VHDL library 4 FPGAs☆181Updated this week
- ☆61Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Verification Utilities for MyHDL☆17Updated last year
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago